Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
ERROR COMPENSATION CIRCUIT, AND INTEGRATED CIRCUIT FOR MEASURING BATTERY IMPEDANCE
Document Type and Number:
WIPO Patent Application WO/2021/253934
Kind Code:
A1
Abstract:
An error compensation circuit (220), comprising a delay unit (221), a first error detection unit (222a), a second error detection unit (222b), a first error compensation unit (223a), a second error compensation unit (223b) and an output control unit (224), wherein the delay unit (221) is used for delaying an input signal (S) for a fixed period of time to generate a first delay signal (S1); the first error detection unit (222a) is used for comparing the first delay signal (S1) with an output signal (Sext) of an external element (230) to detect a rising edge error (Sd_u) of the output signal (Sext); the second error detection unit (222b) is used for comparing the first delay signal (S1) with the output signal (Sext) of the external element (230) to detect a falling edge error (Sd_d) of the output signal; the first error compensation unit (223a) is used for generating a first compensation signal (Sc1) according to the rising edge error (Sd_u) and the input signal (S); the second error compensation unit (223b) is used for generating a second compensation signal (Sc2) according to the falling edge error (Sd_d) and the input signal (S); and the output control unit (224) is used for controlling the error compensation circuit (220) to output the first compensation signal (Sc1) or the second compensation signal (Sc2), so as to compensate for an error of the output signal (Sext) generated by the external element (230).

More Like This:
JPS6180076APPARATUS FOR INSPECTING MR ELEMENT
WO/2017/220465TESTING DEVICE AND METHOD FOR TESTING A MONITORING DEVICE WITH TRAVELLING WAVE CAPTURE
JP3307662INDUSTRIAL APPLICABILITY: A method for calibrating a measuring device.
Inventors:
LAMMEREN JOOP VAN (NL)
DONGEN MARIJN VAN (NL)
NIE ROB DE (NL)
BUTHKER DICK (NL)
Application Number:
PCT/CN2021/086090
Publication Date:
December 23, 2021
Filing Date:
April 09, 2021
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
DATANG NXP SEMICONDUCTORS XUZHOU CO LTD (CN)
International Classes:
G01R35/00; G01R31/389
Foreign References:
US9634678B12017-04-25
CN110031773A2019-07-19
CN101641605A2010-02-03
CN106707020A2017-05-24
CN106842093A2017-06-13
CN1529931A2004-09-15
CN103513208A2014-01-15
CN102037642A2011-04-27
Attorney, Agent or Firm:
SHANGHAI PATENT & TRADEMARK LAW OFFICE, LLC (CN)
Download PDF:
View/Download PDF      PDF Help



 
Previous Patent: METHOD FOR PROCESSING COLD FRESH POULTRY THAT IMPROVES MEAT QUALITY, AND PRODUCT

Next Patent: HOUSING ASSEMBLY, PREPARATION METHOD THEREFOR AND MOBILE TERMINAL