EXECUTIVE PROGRAM COMPILATION METHOD, AND CHIP, ELECTRONIC DEVICE, AND COMPUTER-READABLE STORAGE MEDIUM

WIPO Patent Application WO/2022/141344

A1

An executive program compilation method, and a chip, an electronic device and a computer-readable storage medium. The executive program compilation method comprises: determining, according to an attribute of data of an original program, the number of processing cores required to execute the original program (S201); determining the position of a synchronization point in the original program according to parameters of the original program (S202); and compiling the original program into an executive program according to the number of processing cores and the position of the synchronization point (S203). By means of the method, the bases for compiling and generating an executive program are an attribute of input and output data of an original program and parameters thereof, and the technical problem in the prior art of an external memory frequently needing to be accessed when an executive program is executed is solved.

WO/2018/068255	NEURON-SYNAPSIS CIRCUIT AND NEURON CIRCUIT
WO/2023/070696	FEATURE MANIPULATION-BASED ATTACK AND DEFENSE METHOD FOR CONTINUOUS LEARNING ABILITY SYSTEM
JPH08505982	INDUSTRIAL APPLICABILITY A method for forming synapses in a neural network and a resistor thereof.

FENG JIE (CN)

PCT/CN2020/141941

July 07, 2022

December 31, 2020

Click for automatic bibliography generation  

STREAM COMPUTING INC (CN)

G06N3/06

CN109726806A	2019-05-07
CN101639901A	2010-02-03
CN109754073A	2019-05-14
US20200242189A1	2020-07-30

BEIJING ZHUCHEN IP FIRM (CN)

View/Download PDF      PDF Help

Previous Patent: HEATMAP CONTINUOUS DYNAMIC EVOLUTION VISUALIZATION METHOD AND SYSTEM

Next Patent: UNICAST MEASUREMENT AND DETERMINATION FOR SPACE-DIVISION MULTIPLEXED TRANSMISSION WITH MULTIPLE TRAN...