Title:
FILTER CIRCUIT AND OPTICAL DISC DEVICE PROVIDED WITH SAME
Document Type and Number:
WIPO Patent Application WO/2011/004591
Kind Code:
A1
Abstract:
A current-mode filter includes first, second and third transistors (M1, M2, M3) which have the same channel polarity. The drain of the first transistor (M1) is connected to the source of the second transistor (M2) which functions as a gate grounding circuit. The drain of the second transistor (M2) is connected to the gate of the first transistor (M1) and that of the third transistor (M3). A first capacitor element (C1) and a second capacitor element (C2) are connected to the gate and the drain of the first transistor (M1), respectively. A current source (7) supplies bias currents to the first and the second transistors (M1, M2), respectively. The drain of the first transistor (M1) operates as an input terminal (9), and output signals (Io) are taken out from the drain current in the third transistor (M3). Therefore, only one transconductance adjusting circuit is required.
Inventors:
MORIKAWA HIROYASU
Application Number:
PCT/JP2010/004421
Publication Date:
January 13, 2011
Filing Date:
July 06, 2010
Export Citation:
Assignee:
PANASONIC CORP (JP)
MORIKAWA HIROYASU
MORIKAWA HIROYASU
International Classes:
H03H11/04; G11B20/10; H03F3/08; H03F3/34
Foreign References:
| JP2000514980A | 2000-11-07 | |||
| JPH09261004A | 1997-10-03 | |||
| JP2002299971A | 2002-10-11 | |||
| JP2005094091A | 2005-04-07 |
Other References:
MAMORU SASAKI ET AL.: "A Current Mirror with Controllable Second-Order Low-Pass Function", ITE TECHNICAL REPORT, vol. 23, no. 58, 21 September 1999 (1999-09-21), pages 71 - 77
Attorney, Agent or Firm:
MAEDA, Hiroshi et al. (JP)
Hiroshi Maeda (JP)
Hiroshi Maeda (JP)
Download PDF:
Previous Patent: VENTILATION SYSTEM
Next Patent: NETWORK MANAGEMENT SYSTEM FOR MONITORING AND UPDATING SOFTWARE OF IMAGE PROCESSING DEVICES
Next Patent: NETWORK MANAGEMENT SYSTEM FOR MONITORING AND UPDATING SOFTWARE OF IMAGE PROCESSING DEVICES