Title:
FLASH MEMORY MANAGEMENT ALGORITHM DEBUGGING METHOD, SYSTEM AND DEVICE, AND READABLE STORAGE MEDIUM
Document Type and Number:
WIPO Patent Application WO/2024/087607
Kind Code:
A1
Abstract:
The present application discloses a flash memory management algorithm debugging method, system and device, and a readable storage medium. The method comprises: when a test instruction is received, generating a test stimulus on the basis of a preset stimulus generation method; starting a virtual micro-control unit, and sending the test stimulus to the virtual micro-control unit, wherein after the virtual micro-control unit is started, a flash memory management algorithm to be debugged is run, so that the virtual micro-control unit can process the test stimulus; and acquiring a processing result of the virtual micro-control unit on the test stimulus, and sending the processing result to a storage module.
Inventors:
LIN YIN (CN)
WU DAWEI (CN)
LI XIAOQIANG (CN)
WU DAWEI (CN)
LI XIAOQIANG (CN)
Application Number:
PCT/CN2023/096119
Publication Date:
May 02, 2024
Filing Date:
May 24, 2023
Export Citation:
Assignee:
SILICONGO MICROELECTRONICS INC (CN)
International Classes:
G06F11/26
Foreign References:
| CN115576766A | 2023-01-06 | |||
| CN110287076A | 2019-09-27 | |||
| CN113342697A | 2021-09-03 | |||
| US20170295085A1 | 2017-10-12 |
Attorney, Agent or Firm:
SHENZHEN CENFO INNOVATIVE INTELLECTUAL PROPERTY CO., LTD. (CN)
Download PDF:
Previous Patent: NOISE REDUCTION APPARATUS AND COMMUNICATION DEVICE
Next Patent: MULTI-CARRIER BACKSCATTER COMMUNICATION METHOD, APPARATUS AND SYSTEM
Next Patent: MULTI-CARRIER BACKSCATTER COMMUNICATION METHOD, APPARATUS AND SYSTEM