Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
HIGH-EFFICIENCY SOLAR CELL AND METHOD OF MANUFACTURING THE SAME
Document Type and Number:
WIPO Patent Application WO/2009/044996
Kind Code:
A1
Abstract:
Provided are a high-efficiency solar cell, which converts light energy of incident light into electrical energy, and a method of manufacturing the same. An upper ohmic layer is formed at a predetermined tilt angle less than 45° and an ohmic electrode is deposited on the upper ohmic layer so as to reduce shadow loss due to the ohmic electrode and lessen contact resistance.

Inventors:
KIM HYUN SOO (KR)
HAN WON SEOK (KR)
CHOI BYUNG SEOK (KR)
OH DAE KON (KR)
Application Number:
PCT/KR2008/004463
Publication Date:
April 09, 2009
Filing Date:
July 31, 2008
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
KOREA ELECTRONICS TELECOMM (KR)
KIM HYUN SOO (KR)
HAN WON SEOK (KR)
CHOI BYUNG SEOK (KR)
OH DAE KON (KR)
International Classes:
H01L31/042
Foreign References:
JPH05175527A1993-07-13
JPH06120532A1994-04-28
US4322571A1982-03-30
Attorney, Agent or Firm:
SHIN, Young Moo (1-170Soonhwa-dong, Chung-gu, Seoul 100-130, KR)
Download PDF:
Claims:

Claims

[I] A high-efficiency solar cell for converting light energy of incident light into electrical energy, the solar cell comprising an upper ohrric layer and an upper ohnic electrode of which lateral surfaces have a predetermined tilt angle to allow the incident light to be incident into the solar cell.

[2] The solar cell according to claim 1, wherein the predetermined tilt angle is less than 45°.

[3] The solar cell according to claim 1, wherein the upper ohnic electrode is disposed on the upper ohnic layer in the same shape as the upper ohnic layer.

[4] The solar cell according to claim 1, wherein the incident light incident to the lateral surface of the upper ohnic electrode is reflected at a reflection angle greater than the predetermined tilt angle and incident to the solar cell.

[5] The solar cell according to claim 1, wherein the lateral surface of the upper ohnic layer is etched using a selective wet etching process or a reactive dry etching process to have the predetermined tilt angle.

[6] The solar cell according to claim 1, wherein the lateral surface of the upper ohnic layer is grown using a selective area growth process to have the predetermined tilt angle.

[7] The solar cell according to claim 1, wherein each of the upper ohnic layer and the upper ohnic electrode has a triangular shape.

[8] The solar cell according to claim 1, wherein a grid line, a bus line, and a metal pad are disposed on the upper ohnic electrode, and the grid line is formed to satisfy a minimum grid spacing such that reflected light is not reflected again by an adjacent lateral surface of the upper ohnic electrode.

[9] The solar cell according to claim 1, wherein when the grid line of the upper ohnic electrode is inclined at a predetermined angle with respect to a substrate direction, the reflection angle of the upper ohnic electrode is varied according to the predetermined angle.

[10] The solar cell according to claim 1, wherein when the bus line of the upper ohnic electrode is inclined at a predetermined angle with respect to a substrate direction, the reflection angle of the upper ohnic electrode is varied according to the predetermined angle.

[I I] The solar cell according to claim 1, wherein a metal layer having a high reflection rate in ultraviolet (UV) and visible (V) regions is deposited on the upper

ohnic electrode.

[12] A method of manufacturing a high-efficiency solar cell, comprising: forming an etch mask using a photolithography process on a substrate including a back surface field (BSF) layer, a light absorption layer, a window layer, and an upper ohnic layer that are formed sequentially; etching a lateral surface of the upper ohnic layer to have a predetermined tilt angle; and forming an upper ohnic electrode using a metallization process on the upper ohnic layer having the lateral surface with the predetermined tilt angle.

[13] The method according to claim 12, wherein the lateral surface of the upper ohnic layer is etched using a selective wet etching process or a reactive dry etching process.

[14] The method according to claim 12, wherein the etch mask is a soft mask including photoresist.

[15] The method according to claim 12, wherein the predetermined tilt angle is less than 45°.

[16] The method according to claim 12, further comprising forming a grid line, a bus line, and a metal pad on the upper ohnic electrode, wherein the grid line is formed to satisfy a minimum grid spacing not to re- reflect reflected light by an adjacent lateral surface of the upper ohnic layer.

[17] The method according to claim 16, further comprising varying the reflection angle of the upper ohnic electrode by forming the grid line or bus line of the upper ohnic electrode at a predetermined angle to the direction of the substrate.

[18] The method according to claim 12, further comprising depositing a metal layer having a high reflection rate in ultraviolet (UV) and visible (V) regions on the upper ohnic electrode.

[19] A method of manufacturing a high-efficiency solar cell, comprising: forming a growth prevention mask using a photolithography process on a substrate on which a back surface field (BSF) layer, a light absorption layer, and a window layer are formed sequentially; selectively growing an upper ohnic layer on a portion of the window layer using the growth prevention mask such that the upper ohnic layer has a lateral surface with a predetermined tilt angle; and forming an upper ohnic electrode using a metallization process on the upper ohnic layer having the lateral surface with the predetermined tilt angle.

[20] The method according to claim 19, wherein the growth prevention mask is a dielectric layer.

[21] The method according to claim 19, wherein the growth prevention mask is an anti-reflection (AR) layer.

[22] The method according to claim 19, wherein the predetermined tilt angle is less than 45°.

[23] The method according to claim 19, further comprising forming a grid line, a bus line, and a metal pad on the upper ohnic electrode, wherein the grid line is formed to satisfy a minimum grid spacing not to re- reflect reflected light by an adjacent lateral surface of the upper ohnic layer.

[24] The method according to claim 23, further comprising varying the reflection angle of the upper ohnic electrode by forming the grid line or bus line of the upper ohnic electrode at a predetermined angle to the direction of the substrate.

[25] The method according to claim 19, further comprising depositing a metal layer having a high reflection rate in ultraviolet (UV) and visible (V) regions on the upper ohnic electrode.

Description:

Description

HIGH-EFFICIENCY SOLAR CELL AND METHOD OF MANUFACTURING THE SAME

Technical Field

[1] The present invention relates to a high-efficiency solar cell and a method of manufacturing the same, and more particularly, to a high-efficiency solar cell and a method of manufacturing the same, wherein an upper ohnic layer of a semiconductor solar cell is formed at a tilt angle of less than 45° and an ohnic electrode is deposited on the upper ohnic layer so as to lessen shadow loss due to the ohnic electrode and to reduce contact resistance.

[2] This work was supported by the IT R&D program of MIC/IITA. [2006-S-006-02,

Component modules for ubiquitous terminals]. Background Art

[3] A solar cell is a semiconductor device that converts solar energy into electrical energy and has a p-n junction structure. An n-type semiconductor region contains a large number of electrons for majority carriers, while a p-type semiconductor region contains a large number of holes for majority carriers. Thus, when a p-n junction is formed, inter-diffusion of carriers occurs between the n- and p-type semiconductor regions due to a concentration gradient. In this case, space charges are generated to cause built-in potentials. When diffusion components dependent on carriers become equivalent to drift components dependent on the built-in potentials, the solar cell enters a parallel state. Also, when photons having energy higher than the bandgap of a p-n junction diode are incident to the solar cell, electrons receive light energy and are excited from a valence band to a conduction band to thereby generate electron-hole pairs. Thus, both electrodes of the p-n junction diode are connected to an external circuit and transmit electromotive force (EMF) to the external circuit so that the solar cell can perform its proper functions.

[4] Conventional solar cells employ p-n homojunctions formed of single-crystalline silicon (Si). This is because although the solar cells have slightly low photoelectric conversion efficiency, they are less expensive.

[5] In comparison with a M-V group GaAs-based single-crystalline solar cell having a direct bandgap, a Si solar cell having an indirect bandgap has lower photoelectric conversion efficiency, but the Si solar cell is much less expensive and more widely used.

[6] However, in recent years, much research has been done into solar cells with concentrators for focusing light using lenses, and as a result, a percentage taken by a solar cell in the total price of the solar cell system is decreasing greatly. Also, although the photoelectric conversion efficiency of Si solar cells has not greatly been developed since the nineties, the photoelectric conversion efficiency of III-V Group GaAs-based single-crystalline solar cells has been gradually increasing by about 1% every year. Thus, the III-V Group GaAs-based single-crystalline solar cells exhibit about twice the photoelectric conversion efficiency of the Si solar cells. And while Si solar cells with concentrators focus light 20 times as efficiently, III-V Group GaAs-based single- crystalline solar cells with concentrators focus light 500 times as efficiently. Thus, it is expected that the III-V Group GaAs-based single-crystalline solar cells with concentrators will lead the Si solar cells with concentrators in terms of price competitiveness.

[7] FKJS. IA and IB are a cross-sectional view and a top view of a conventional III-V

Group GaAs-based single-crystalline solar cell, respectively.

[8] Referring to FIG. IA, the III-V Group GaAs-based single-crystalline solar cell includes a p-type GaAs substrate 110, a back surface field (BSF) layer 120, a light absorption layer 130, a window layer 140, and an n + -type ohrric layer 150, which are stacked sequentially, and ohrric electrodes 160 and 170 are formed on and under the tandem structure, respectively. The light absorption layer 130 is used to convert light energy into electrical energy, and the n + -type ohrric layer 150 is used for an ohrric junction. Also, an anti-reflection (AR) layer 180 is formed on the window layer 140 in order to reduce reflection loss.

[9] The BSF layer 120 is heavily doped so as to reduce a recombination rate at an interface between the BSF layer 120 and the lightly doped light absorption layer 130. Also, the window layer 140 functions to reduce a recombination rate on the surface of the window layer 140 to allow most of incident light to be absorbed by the light absorption layer 130. Furthermore, the window layer 140 is used to minimize the reflection rate of incident light along with the AR layer 180.

[10] The upper ohrric electrode 160 and the lower ohrric electrode 170 are used to transmit EMF generated by both electrodes of a p-n junction diode to an external circuit. As shown in FIG. IB, the upper ohrric electrode 160 includes a grid line 161, a bus line 162, and a metal pad 163.

[11] Since GaAs has a high refractive index of about 4, the AR layer 180 is used to lessen reflection loss that occurs due to a difference in refractive index between air and GaAs.

In general, the AR layer 180 is a single dielectric thin layer, such as a SiN x layer, a SiO 2 layer, or an indium tin oxide (ITO) layer, or a multiple dielectric layer, such as a MgF 2 /ZnS layer or a Ta 2 O 5 /SiO 2 layer.

[12] However, in the above-described solar cell, since the upper ohnic electrode 160 is vertically etched as shown in FIG. IA, shadow loss occurs due to light incident to the upper ohnic electrode 160.

[13] In general, when the n + -type ohnic layer 150 is formed of Si, the upper ohnic electrode 160 is formed of Al or Ag, and when the n + -type ohnic layer 150 is formed of GaAs, the upper ohnic electrode 160 is formed of AuGe/Ni/Au or Au. Owing to in- terfacial characteristics between the n + -type ohnic layer 150 and the upper ohnic electrode 160, incident light is reflected and causes shadow loss, thereby lowering photoelectric conversion efficiency.

[14] In order to improve the photoelectric conversion efficiency of a solar cell, an upper ohnic electrode may be formed of a transparent material, such as SnO 2 , In 2 O 3 , or TiO 2 . However, the transparent upper ohnic electrode has poorer characteristics than other ordinary metal electrodes.

[15] Accordingly, in order to reduce shadow loss of the upper ohnic electrode, it is important to lessen an area occupied by a grid line, bus line, and metal pad. However, as the width of the upper ohnic electrode decreases, the contact resistance of the upper ohnic electrode increases, thereby deteriorating photoelectric conversion efficiency.

[16] Furthermore, when a spacing between grid lines (or a grid spacing) is increased, shadow loss may decrease, but electrons (or holes) caused by solar light are re- combined and lost. Thus, shadow loss due to the grid spacing is traded off with shadow loss due to recombination of carriers. Therefore, it is very complicated to optimize the grid width and grid spacing while considering contact resistance, shadow loss, and recombination of carriers.

[17] In another approach, an upper ohnic electrode 260 having a curved surface may be formed as shown in FKJ. 2 to lessen shadow loss.

[18] FKJ. 2 is a cross-sectional view of a conventional upper ohnic electrode having a curved surface.

[19] Referring to FIG. 2, an n-type Si ohnic layer 220 is formed on a p-type Si substrate

210, and a concave curved surface is etched in the p-type Si substrate 210. The upper ohnic electrode 260 is formed on the etched surface, and a lower ohnic electrode 240 is formed under the p-type Si substrate 210. Also, an AR layer 250 is deposited on the n-type Si ohnic layer 220 to lessen reflection loss of incident solar light.

[20] Compared to the upper ohnic electrode 160 shown in FKJ. 1, the curved- surface upper ohnic electrode 260 can reduce contact loss caused by an increase in contact area. However, shadow loss still occurs due to the upper ohnic electrode 260.

[21] A third method of lessening shadow loss of an upper ohnic electrode is illustrated in

FIG. 3.

[22] FKJ. 3 is a cross-sectional view of a conventional ohnic electrode using a via hole.

[23] Referring to FIG. 3, both an upper ohnic electrode 360 and a lower ohnic electrode

370 are formed on a bottom surface of a substrate 320 and connected by a via hole 350, so that shadow loss caused by the upper ohnic electrode 360 can be reduced.

[24] However, since a typical substrate has a thickness of about 200 to 800/M, it is difficult to dry or wet etch the thick substrate to form a via hole. Also, unlike when a p-n homojunction formed of a single material is formed as shown in FIG. 3, a III- V Group GaAs-based solar cell having a tandem structure must adopt a heterojunction formed of different materials, making it more difficult to form the via hole. Disclosure of Invention Technical Problem

[25] The present invention is directed to a high-efficiency solar cell, which lessens shadow loss caused by an upper ohnic electrode so as to improve photoelectric conversion efficiency, and a method of manufacturing the same. Technical Solution

[26] One aspect of the present invention provides a high-efficiency solar cell for converting light energy of incident light into electrical energy, the solar cell comprising an upper ohnic layer and an upper ohnic electrode of which lateral surfaces have a predetermined tilt angle to allow the incident light to be incident into the solar cell.

[27] Another aspect of the present invention provides a method of manufacturing a high- efficiency solar cell. The method comprising: forming an etch mask using a photolithography process on a substrate including a back surface field (BSF) layer, a light absorption layer, a window layer, and an upper ohnic layer that are formed sequentially; etching a lateral surface of the upper ohnic layer to have a predetermined tilt angle; and forming an upper ohnic electrode using a metallization process on the upper ohnic layer having the lateral surface with the predetermined tilt angle.

[28] Still another aspect of the present invention provides a method of manufacturing a high-efficiency solar cell. The method comprising: forming a growth prevention mask

using a photolithography process on a substrate on which a back surface field (BSF) layer, a light absorption layer, and a window layer are formed sequentially; selectively growing an upper ohnic layer on a portion of the window layer using the growth prevention mask such that the upper ohnic layer has a lateral surface with a predetermined tilt angle; and forming an upper ohnic electrode using a metallization process on the upper ohnic layer having the lateral surface with the predetermined tilt angle. [29] The predetermined tilt angle may be less than 45°, so that incident light incident to the lateral surface of the upper ohnic electrode is reflected at a reflection angle greater than the predetermined tilt angle and incident to the solar cell.

Advantageous Effects

[30] According to the present invention as described above, an upper ohnic layer of a semiconductor solar cell is formed at a tilt angle less than about 45°, and an ohnic electrode is deposited on the upper ohnic layer, thereby lessening shadow loss caused by the ohnic electrode and reducing contact resistance.

[31] Also, according to the present invention, it is possible to form an ohnic electrode with an appropriately wide ohnic contact width and a minimum grid spacing. Brief Description of the Drawings

[32] FKJS. IA and IB are a cross-sectional view and a top view, respectively, of a conventional M-V Group GaAs-based single-crystalline solar cell;

[33] FKJ. 2 is a cross-sectional view of a conventional curved- surface upper ohnic electrode;

[34] FKJ. 3 is a cross-sectional view of a conventional ohnic electrode using a via hole;

[35] FKJ. 4 is a cross-sectional view of a high-efficiency solar cell according to an exemplary embodiment of the present invention;

[36] FKJ. 5A is a cross-sectional view of a high-efficiency solar cell according to another exemplary embodiment of the present invention, and FKJ. 5B is a magnified cross- sectional view of an upper ohnic layer and an upper ohnic electrode of FKJ. 5 A;

[37] FKJ. 6A is a graph showing the minimum grid spacing and ohnic contact width relative to a mesa angle in a solar cell according to an exemplary embodiment of the present invention, and FKJ. 6B is a graph showing the minimum grid spacing and ohnic contact width relative to the thickness of an upper ohnic layer according to an exemplary embodiment of the present invention;

[38] FKJS. 7A through 7D are diagrams for explaining a process of forming an inclined

upper ohnic layer using a selective wet etchant according to an exemplary embodiment of the present invention; [39] FKJ. 8 is a diagram for explaining a process of forming an upper ohnic layer with an inclined lateral surface using a reactive dry etching process according to an exemplary embodiment of the present invention; [40] FKJS. 9 A through 9C are diagrams for explaining a process of forming an inclined upper ohnic layer using a selective area growth process according to an exemplary embodiment of the present invention; and [41] FKJ. 10 is a diagram for explaining a method of varying a reflection angle by shifting the direction of a grid line with respect to a substrate direction in an upper ohnic electrode according to the present invention.

Mode for the Invention [42] Hereinafter, a high-efficiency solar cell and a method of manufacturing the same according to the present invention will be described more fully with reference to the accompanying drawings, in which exemplary embodiments of the invention are shown.

[43] Embodiment 1

[44] FKJ. 4 is a cross-sectional view of a high-efficiency solar cell according to an exemplary embodiment of the present invention. [45] Referring to FIG. 4, according to the present embodiment, when an upper ohnic layer 450 of the solar cell is formed, an inclined lateral surface is formed using a dry or wet etching process. Thereafter, an upper ohnic electrode 460 is formed on the inclined lateral surface. [46] In this case, the inclined lateral surface is formed at a tilt angle θ less than 45°, so that light is incident to the inclined lateral surface at an incidence angle φ greater than

45°. [47] As shown in FIG. 4, when the upper ohnic electrode 460 is formed on the mesa-type upper ohnic layer 450 with a tilt angle θ less than 45°, the upper ohnic electrode 460 also has a mesa structure with a tilt angle θ less than 45°. [48] Accordingly, incident light L is incident to the lateral surface of the upper ohnic electrode 460 and reflected by the lateral surface of the upper ohnic electrode 460 at a reflection angle greater than 45°. Thus, the incident light L is not scattered elsewhere but incident to the solar cell via an anti-reflection (AR) layer 480, so that the ohnic electrode 460 does not cause shadow loss. [49] Also, the mesa-type ohnic electrode 460 according to the present embodiment has a

greater ohnic contact width between the ohnic electrode 460 and the ohnic layer 450 than the square ohnic electrode shown in FKJ. IA. AS a result, a contact resistance between the ohnic electrode 460 and the ohnic layer 450 decreases, and the solar cell according to the present embodiment can have higher photoelectric current efficiency than the conventional solar cell shown in FIG. IA.

[50] Meanwhile, although the present embodiment exemplarily describes a III-V Group

GaAs-based single-crystalline solar cell, the present invention can be applied to all kinds of solar cells, such as single-crystalline Si solar cells, poly-crystalline Si solar cells, amorphous Si solar cells, Cu-In-Ge-Sn (CKJS) solar cells, dye- sensitized solar cells (DSSCs), etc.

[51]

[52] Embodiment 2

[53] FKJ. 5A is a cross-sectional view of a high-efficiency solar cell according to another exemplary embodiment of the present invention, and FKJ. 5B is a magnified cross- sectional view of an upper ohnic layer and an upper ohnic electrode shown in FIG. 5A.

[54] Referring to FIG. 5A, an upper ohnic layer 550 has no flattened top surface, as did the solar cell shown in FKJ. 4, but only inclined lateral surfaces.

[55] In other words, the upper ohnic layer 550 has a triangular shape, and an upper ohnic electrode 560 formed on the upper ohnic layer 550 also has a triangular shape.

[56] As compared with the solar cell shown in FIG. 4, the solar cell according to the present embodiment can eliminate shadow loss more effectively and has a greater ohnic contact width so as to further reduce contact resistance. These effects will be described in further detail below.

[57] Referring to FIG. 5B, when incident light L is incident to the lateral surface of the upper ohnic electrode 560 with a tilt angle θ, the reflection angle φ of light reflected by the inclined lateral surface of the upper ohnic electrode 560 becomes 90°-θ.

[58] That is, when the tilt angle θ is less than 45°, the reflection angle φ becomes greater than 45°, so that the reflected light is not scattered externally but incident to the solar cell. In this case, it is necessary to keep a minimum grid spacing so as not to re-reflect the reflected light by an adjacent lateral surface of the upper ohnic electrode 560.

[59] FKJ. 6A is a graph showing the minimum grid spacing and ohnic contact width relative to a mesa angle in a solar cell according to an exemplary embodiment of the present invention, and FKJ. 6B is a graph showing the minimum grid spacing and ohnic contact width relative to the thickness of an upper ohnic layer according to an

exemplary embodiment of the present invention.

[60] Referring to FIG. 6A, as the mesa angle (or a tilt angle) increases, the ohnic contact width gradually increases, but the minimum grid spacing sharply increases at a mesa angle of 42° or more.

[61] That is, an ohnic electrode of the solar cell should be designed to maximize ohnic contact width and minimize minimum grid spacing. Referring to FKJ. 6A, it can be seen that the mesa angles ranging from about 30° to 42° are best suited to appropriately increase ohnic contact width and reduce minimum grid spacing.

[62] FKJ. 6B is a graph of a minimum grid spacing and an ohnic contact width relative to the thickness of an upper ohnic layer when the mesa angle is fixed at 40°. Referring to FIG. 6B, as the thickness of the upper ohnic layer increases, the minimum grid spacing increases, and the ohnic contact width also increases linearly.

[63] A conventional ohnic layer of a III-V Group GaAs-based solar cell is formed to a thickness of approximately 0.1 to 0.5/M, while a solar cell according to the present invention adopts an ohnic layer with a thickness of 0.5/M or more.

[64] Hereinafter, a method of forming an inclined upper ohnic layer according to the present invention will be described in further detail.

[65] The ohnic upper layers with the inclined lateral surfaces shown in FIGS. 4 and 5A may be formed using a selective etching process or a selective area growth process. The selective etching process and the selective area growth process will now both be described in further detail.

[66] FKJS. 7A through 7D are diagrams for explaining a process of forming an inclined upper ohnic layer using a selective wet etchant according to an exemplary embodiment of the present invention.

[67] Referring to FIG. 7 A, an etch mask Ml is formed on an ohnic layer 550 using a photolithography process, and then the ohnic layer 550 is wet etched as shown in FIG. 7B.

[68] In this case, the ohnic layer 550 is not only etched in a vertical direction due to a wet etchant, but also etched in a horizontal direction to form an undercut, thereby resulting in the inclined ohnic layer 550.

[69] The etch mask Ml may be a hard mask or a soft mask. The hard mask may be a SiN x mask, a SiO 2 mask, or a metal mask, and the soft mask may be photoresist (PR). However, the soft mask is more appropriate than the hard mask in facilitating the formation of the undercut.

[70] Referring to FIG. 7C, when the wet etching process is continuously performed, the

etch mask Ml is lifted off due to the undercut, thereby completing the inclined ohnic layer 550.

[71] Referring to FIG. 7D, an upper ohnic electrode 560 is formed using a metallization process.

[72] In addition to the wet etching process, the upper ohnic layer 550 may be etched into an inclined shape using a reactive dry etching process as follows.

[73] FKJ. 8 is a diagram for explaining a process of forming the upper ohnic layer 550 with an inclined lateral surface using a reactive dry etching process according to an exemplary embodiment of the present invention. Referring to FIG. 8, a sample is arranged aslant at a desired angle in a reactor and processed using a reactive dry etching process, thereby forming the upper ohnic layer 550 with an inclined lateral surface.

[74] FKJS. 9 A through 9C are diagrams for explaining a process of forming an inclined upper ohnic layer using a selective area growth process according to an exemplary embodiment of the present invention.

[75] Referring to FIG. 9A, a growth prevention mask M2 is formed on a window layer

540 using a photolithography process, and then an ohnic layer 550 is grown using a selective area growth process as shown in FKJ. 9B. In this case, the growth prevention mask M2 may be a dielectric layer, such as a SiN x layer or a SiO 2 layer.

[76] Referring to FIG. 9C, an upper ohnic electrode 560 is formed using a metallization process.

[77] The growth prevention mask M2 may be formed to an appropriate thickness and used as an AR layer. In this case, after the upper ohnic electrode 560 is formed, the manufacture of the solar cell is completed without adding any subsequent process, thereby simplifying the entire process.

[78] Meanwhile, when the inclined upper ohnic electrode 560 is formed using the above- described selective etching process or the selective area growth process, the reflection angle of incident light can be varied by shifting the direction of a grid line in the upper ohnic electrode 560, as will be described in further detail below.

[79] FKJ. 10 is a diagram for explaining a method of varying a reflection angle by shifting the direction of a grid line with respect to a substrate direction in the upper ohnic electrode 560 according to the present invention. Referring to FIG. 10, when the grid line is tilted at a predetermined angle with respect to the substrate direction, the reflection angle of incident light can be controlled to a desired angle.

[80] Meanwhile, in the above-described solar cell in which an upper ohnic layer and an

ohnic electrode are inclined at a predetermined angle, a metal layer made of a metal which has a high reflection rate in ultraviolet (UV) and visible (V) regions (e.g. an Ag layer), may be additionally deposited on the upper ohnic electrode 560 in order to improve the reflective characteristics of metals. In this case, the ohnic electrode can have a higher reflection rate, thereby improving photoelectric conversion efficiency. Also, a bus line of the upper ohnic electrode 560 may be formed in the same manner as the grid line shown in FIG. 10 so as to further enhance the photoelectric conversion efficiency. [81] While the invention has been shown and described with reference to m certain exemplary embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.