INTEGRATED ELECTRIC CIRCUIT WITH A PASSIVATION LAYER

Title:

INTEGRATED ELECTRIC CIRCUIT WITH A PASSIVATION LAYER

Document Type and Number:

WIPO Patent Application WO1999008317

Kind Code:

B1

Abstract:

The invention relates to an integrated electric circuit comprising a metal layer (1) provided with a passivation layer. The passivation layer is made of a monomolecular film (2) which is placed on the surface of the metal layer (1).

Inventors:

PISCEVIC DARKO (DE)

Application Number:

PCT/DE1998/002236

Publication Date:

May 27, 1999

Filing Date:

August 04, 1998

Export Citation:

Click for automatic bibliography generation Help

Assignee:

SIEMENS AG (DE)
PISCEVIC DARKO (DE)

International Classes:

H01L21/312; H01L21/768; H01L23/485; (IPC1-7): H01L21/312; H01L23/31

Download PDF:

View/Download PDF PDF Help

Previous Patent: SCANNING EXPOSURE METHOD, SCANNING ALIGNER, METHOD OF MANUFACTURING THE SCANNING ALIGNER, AND SYNCHR...

Next Patent: METHOD FOR PRODUCING AN INTERCONNECTION PATH THROUGH A SEMICONDUCTOR MATERIAL