Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
JUNCTION FIELD EFFECT TRANSISTOR AND MANUFACTURING METHOD THEREFOR
Document Type and Number:
WIPO Patent Application WO/2016/000600
Kind Code:
A1
Abstract:
The present invention relates to a junction field effect transistor. The junction field effect transistor comprises a substrate (10), a buried layer in the substrate, a first well region (32) and a second well region (34) that are on the buried layer, a source lead-out region (50), a drain lead-out region (60), and a first gate lead-out region (42) that are in the first well region (32), and a second gate lead-out region (44) in the second well region (34). A Schottky junction interface (70) is disposed on the surface of the first well region (32). The Schottky junction interface (70) is located between the first gate lead-out region (42) and the drain lead-out region (60), and is isolated from the first gate lead-out region (42) and the drain lead-out region (60) by means of isolation structures. The present invention also relates to a manufacturing method for a junction field effect transistor.

Inventors:
HAN GUANGTAO (CN)
SUN GUIPENG (CN)
Application Number:
PCT/CN2015/082761
Publication Date:
January 07, 2016
Filing Date:
June 30, 2015
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
CSMC TECHNOLOGIES FAB1 CO LTD (CN)
International Classes:
H01L29/808; H01L21/337
Foreign References:
CN103178093A2013-06-26
US20140061731A12014-03-06
CN101350351A2009-01-21
CN102842596A2012-12-26
CN103296082A2013-09-11
Attorney, Agent or Firm:
ADVANCE CHINA IP LAW OFFICE (CN)
广州华进联合专利商标代理有限公司 (CN)
Download PDF: