LOGICAL OPERATION STORAGE UNIT, STORAGE ARRAY AND LOGICAL OPERATION MEMORY

WIPO Patent Application WO/2023/137696

A1

Disclosed in the present application are a logical operation storage unit, a storage array and a logical operation memory. The logical operation storage unit comprises a logical operation control circuit, a result storage circuit, a WBL connecting end, a WBLB connecting end and N data storage circuits. The WBL connecting end and the WBLB connecting end are used for inputting data signals to be subjected to logical operation, the data storage circuits are used for storing said data signals, and the logical operation control circuit is used for performing a logical operation on said data signals stored in the data storage circuits, and storing, in the result storage circuit, a calculation result data signal acquired by means of logical operation. The structure of the logical operation storage unit involves directly mapping, to the storage unit, a logical function that needs to be realized, and specific logical values of N logical variables in the logical function are determined according to the input, such that all logical functions are realized, and the original read-write and storage characteristics of the storage array can also be retained.

CUI XIAOLE (CN)
ZHANG SUNRUI (CN)

PCT/CN2022/073145

July 27, 2023

January 21, 2022

Click for automatic bibliography generation  

UNIV PEKING SHENZHEN GRADUATE SCHOOL (CN)

G06F7/501

CN112214197A	2021-01-12
CN111863071A	2020-10-30
CN112116937A	2020-12-22
CN110364203A	2019-10-22
CN112133339A	2020-12-25
US20160189769A1	2016-06-30

DHC IP ATTORNEYS (CN)

View/Download PDF      PDF Help

Previous Patent: INTER-CELL MOBILITY MEASUREMENT CONFIGURATIONS

Next Patent: METHOD AND APPARATUS OF ADJUSTING TIMING FOR MULTI-TRP TRANSMISSION