A LOW VOLTAGE VOLTAGE-CONTROLLED OSCILLATOR TOPOLOGY

Title:

A LOW VOLTAGE VOLTAGE-CONTROLLED OSCILLATOR TOPOLOGY

Document Type and Number:

WIPO Patent Application WO2002017489

Kind Code:

A3

Abstract:

Recent trends have seen the desire for lower and lower supply voltages in radio frequency (RF) components as this leads to lower power consumption and, therefore, longer battery life. As well, lower voltages and less current means that mobile products can be made to require fewer battery cells leading to lighter, more compact devices. The present invention discloses a novel topology for providing a low-voltage voltage-controlled oscillator (VCO). The novel topology is based on the negative transconductance oscillator. However, the novel topology of the invention eliminates transistor "stacking" in the oscillator circuit, thereby allowing the oscillator circuit to be operated at a supply voltage only slightly higher than the turn-on voltage for a single transistor.

More Like This:

WO/2012/007643	SEQUENTIAL CIRCUIT WITH CURRENT MODE ERROR DETECTION
WO/2019/195507	DELAYED BOOST OF DRIVER OUTPUT SIGNALS
JP3908618	MULTI-MODE LATCH TIMING CIRCUIT, LOGIC CIRCUIT, METHOD OF OPERATING THE LOGIC CIRCUIT, AND METHOD OF REDUCING CLOCK POWER REQUIRED BY THE LOGIC CIRCUIT

Inventors:

ROGERS JOHN WILLIAM MITCHELL (CA)
PLETT CALVIN (CA)

Application Number:

PCT/CA2001/001213

Publication Date:

June 20, 2002

Filing Date:

August 24, 2001

Export Citation:

Click for automatic bibliography generation Help

Assignee:

SIGE SEMICONDUCTOR INC (CA)
ROGERS JOHN WILLIAM MITCHELL (CA)
PLETT CALVIN (CA)

International Classes:

H03K3/012; H03K3/282; H03K3/354; (IPC1-7): H03K3/012; H03K3/282; H03K3/354; H03B5/12

Foreign References:

US5937340A	1999-08-10
GB2338849A	1999-12-29

Other References:

BORREMANS M ET AL: "PHASE NOISE UP-CONVERSION REDUCTION FOR INTEGRATED CMOS VCOS", ELECTRONICS LETTERS, IEE STEVENAGE, GB, vol. 36, no. 10, 11 May 2000 (2000-05-11), pages 857 - 858, XP000963910, ISSN: 0013-5194
LEONG J ET AL: "A 2.7-V 900-MHZ/1.9-GHZ DUAL-BAND TRANSCEIVER IC FOR DIGITAL WIRELESS COMMUNICATION", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE INC. NEW YORK, US, vol. 34, no. 3, March 1999 (1999-03-01), pages 286 - 291, XP000887493, ISSN: 0018-9200

Download PDF:

View/Download PDF PDF Help

Previous Patent: PARTIONED BLOCK FREQUENCY DOMAIN ADAPTIVE FILTER

Next Patent: SYNCHRONIZING CIRCUIT FOR COMPLEMENTARY SIGNALS