Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
METHOD FOR MANUFACTURING SEMICONDUCTOR ELEMENT
Document Type and Number:
WIPO Patent Application WO/2020/174529
Kind Code:
A1
Abstract:
The purpose of the present invention is to provide a technique enabling suppressing defects in semiconductor elements. This semiconductor element manufacturing method involves: a step for forming a laminate body comprising an adhesive protection layer, an adhesive layer, a release layer and a support substrate arranged in that order on a first primary surface of a semiconductor substrate; a step for removing the semiconductor substrate outside of an area where multiple circuit elements are formed; a step for bonding the area where the circuit elements are formed to a transfer substrate; a step for removing the release layer, the support substrate and the adhesive layer; a step for removing the adhesive protection layer by chemical treatment; and a step for dividing the multiple circuit elements.

Inventors:
FUJIKAWA MASAHIRO (JP)
NISHIMURA KUNIHIKO (JP)
HIZA SHUICHI (JP)
YAGYU EIJI (JP)
Application Number:
PCT/JP2019/007036
Publication Date:
September 03, 2020
Filing Date:
February 25, 2019
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
MITSUBISHI ELECTRIC CORP (JP)
International Classes:
H01L21/304; H01L21/02; H01L21/336; H01L21/683; H01L27/12; H01L29/786
Domestic Patent References:
WO2019013212A12019-01-17
WO2018083961A12018-05-11
WO2018016350A12018-01-25
Foreign References:
JP2014130853A2014-07-10
JP2013243275A2013-12-05
JP2015032797A2015-02-16
JP2013232459A2013-11-14
Attorney, Agent or Firm:
YOSHITAKE Hidetoshi et al. (JP)
Download PDF: