Title:
METHOD AND SYSTEM FOR MULTIPLICATION OF BINARY NUMBERS
Document Type and Number:
WIPO Patent Application WO2004019534
Kind Code:
A3
Abstract:
A multiplier for multiplying a first signal representing a first binary number a = [aN_1 ... al ao] and a second signal representing a second binary number b = [bN_1 ... bl bo]. The multiplier includes a first port for receiving the first signal, and a second port for receiving the second signal. A triangle array is operatively coupled to the first signal and the second signal. An adder adds elements of the triangle array to produce a third signal representing a product of the first signal and the second signal.
More Like This:
| JPH05181644 | MULTIPLYING CIRCUIT |
| WO/2008/002822 | MULPTIPLYING TWO NUMBERS |
| JPS56105541 | MULTIPLIER |
Inventors:
ZIERHOFER CLEMENS M
Application Number:
PCT/IB2003/004524
Publication Date:
October 28, 2004
Filing Date:
August 22, 2003
Export Citation:
Assignee:
MED EL ELEKTROMED GERAETE GMBH (AT)
International Classes:
G06F7/52; G06F7/523; G06F7/533; H04L; (IPC1-7): G06F7/52
Foreign References:
| EP0517374A1 | 1992-12-09 | |||
| US5343416A | 1994-08-30 | |||
| EP0260515A2 | 1988-03-23 |
Download PDF:
Previous Patent: BEACON SIGNALING IN A WIRELESS SYSTEM
Next Patent: CONTROL PDU FOR EARLY TARGET PAGING FOR PACKET DATA MODES
Next Patent: CONTROL PDU FOR EARLY TARGET PAGING FOR PACKET DATA MODES