Title:
MULTI-STAGE FILTER PROCESSING DEVICE AND METHOD
Document Type and Number:
WIPO Patent Application WO/2013/183096
Kind Code:
A1
Abstract:
The present invention addresses the problem of reducing circuit scale without leading to a reduction in processing efficiency. This multi-stage filter processing method measures, at each stage, either the number of pieces of intermediate data that is generated by filter calculation processing during the stages before the final stage is reached or the number of pieces of input data. The multi-stage filter processing device holds coefficient data regulating for each stage the number of pieces of data sufficient to execute filter calculation processing. Input data or intermediate data that is generated in the current stage is held in a memory until the number of pieces of data reaches the number of pieces of data sufficient to execute filter calculation processing in the current stage, on the basis of the coefficient data. When the number of pieces of data has reached the number of pieces of data sufficient to execute filter calculation processing, filter calculation processing for the current stage is executed on the input data or intermediate data that was held.
Inventors:
IGURA HIROYUKI (JP)
Application Number:
PCT/JP2012/008113
Publication Date:
December 12, 2013
Filing Date:
December 19, 2012
Export Citation:
Assignee:
NEC CORP (JP)
IGURA HIROYUKI (JP)
IGURA HIROYUKI (JP)
International Classes:
H03H17/02
Foreign References:
| JPS63152212A | 1988-06-24 | |||
| JP2006260411A | 2006-09-28 | |||
| JP2009033371A | 2009-02-12 |
Attorney, Agent or Firm:
IEIRI, Takeshi (JP)
House ON 健 (JP)
House ON 健 (JP)
Download PDF:
Previous Patent: INFORMATION SYSTEM AND ONBOARD TERMINAL DEVICE
Next Patent: DISTRIBUTED AMPLIFIER AND AMPLIFIER MODULE UTILIZING SAME
Next Patent: DISTRIBUTED AMPLIFIER AND AMPLIFIER MODULE UTILIZING SAME