Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
MULTIPLIER, METHOD, INTEGRATED CIRCUIT CHIP, AND COMPUTING DEVICE FOR FLOATING POINT OPERATION
Document Type and Number:
WIPO Patent Application WO/2021/073511
Kind Code:
A1
Abstract:
A multiplier, method, integrated circuit chip, and computing device for a floating point operation, wherein the computing device (902) can be included in a composite processing device, the composite processing device can also include a universal interconnection interface (904) and other processing devices (906). The computing device interacts with other processing devices to collectively complete a user-specified computing operation. The composite processing device can also include a storage device (908), the storage device is respectively connected with the computing device and other processing devices, and is used for the data of the computing device and other processing devices. The solution can be widely applied to various floating point data operations.

Inventors:
ZHANG YAO (CN)
LIU SHAOLI (CN)
Application Number:
PCT/CN2020/120716
Publication Date:
April 22, 2021
Filing Date:
October 13, 2020
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
ANHUI CAMBRICON INFORMATION TECH CO LTD (CN)
International Classes:
G06F7/533
Foreign References:
US20190196785A12019-06-27
US20190196785A12019-06-27
CN102722352A2012-10-10
US8019805B12011-09-13
US20190042244A12019-02-07
Attorney, Agent or Firm:
VCAN IP LAW FIRM (CN)
Download PDF: