OPERATION ACCELERATION PROCESSING METHOD, OPERATION ACCELERATOR USE METHOD, AND OPERATION ACCELERATOR

WIPO Patent Application WO/2023/123453

A1

Embodiments of the present application relate to the technical field of artificial intelligence chips in vehicle intelligence, and in particular to an operation acceleration processing method, an operation accelerator use method, and an operation accelerator The operation accelerator comprises: a memory cell, provided with at least one vector instruction queue, each vector instruction queue being used to buffer one or more vector instructions; at least two scalar calculation units, each scalar calculation unit being used to acquire an instruction, and decode the instruction to obtain a decoded instruction, the decoded instruction comprising a vector instruction, and each scalar calculation unit further being used to buffer the vector instruction in at least one vector instruction queue; and a vector calculation unit, used to execute the vector instruction in the vector instruction queue. In view of the above, when the number of scalar calculation units is increased, the number of vector instructions read may be increased, and the number of vector instructions transmitted to the vector calculation unit is increased, so that the utilization rate of the vector calculation unit is improved, thereby improving the overall performance of the operation accelerator.

WANG YAJIE (CN)
BI SHUZHAN (CN)
ZHANG DI (CN)
GUAN HUIZE (CN)
LIANG XIAOYAO (CN)
JING NAIFENG (CN)

PCT/CN2021/143921

July 06, 2023

December 31, 2021

Click for automatic bibliography generation  

HUAWEI TECH CO LTD (CN)

G06F17/16

CN107329936A	2017-11-07
CN107315574A	2017-11-03
CN102156637A	2011-08-17
CN107315715A	2017-11-03
US20130067196A1	2013-03-14

CHINA ZHENGHE INTELLECTUAL PROPERTY AGENCY (CN)

View/Download PDF      PDF Help

Previous Patent: INTERFERENCE DEVICE

Next Patent: INTERFERENCE APPARATUS