A PARALLELIZED SUCCESSIVE INTERFERENCE CANCELLATION (PSiC) RECEIVER ARCHITECTURE FOR WIRELESS COMMUNICATIONS SYSTEMS

Title:

A PARALLELIZED SUCCESSIVE INTERFERENCE CANCELLATION (PSiC) RECEIVER ARCHITECTURE FOR WIRELESS COMMUNICATIONS SYSTEMS

Document Type and Number:

WIPO Patent Application WO/2020/177604

Kind Code:

A1

Abstract:

The disclosed systems, structures, and methods are directed to a wireless receiver. The configurations presented herein employ a signal encoding module to encode a plurality of received analog signals with an orthogonal code set and combine the encoded analog signals into a single encoded analog composite signal, an analog-to-digital conversion unit to convert the single encoded analog composite signal into a single encoded digital composite signal containing constituent digital signals. The presented configurations also include a bank of multiple successive interference cancellation (SiC) modules to sequentially remove the constituent digital signals from the single encoded digital composite signal until a single constituent digital signal remains and a decoding module configured to decode the remaining constituent digital signal from the single encoded digital composite signal.

More Like This:

JP3302007	METHOD AND DEVICE FOR ACQUIRING SYNCHRONISM OF SPREAD CODE
WO/2001/097400	METHOD AND APPARATUS FOR DEMODULATING SIGNALS PROCESSED IN A TRANSMIT DIVERSITY MODE
JP2001153942	SPECTRUM SPREADING DEMODULATOR AND GPS RECEIVER

Inventors:

KILAMBI SAI MOHAN (CA)
HU LAN (CA)
WESSEL DAVID NEAL (CA)

Application Number:

PCT/CN2020/076880

Publication Date:

September 10, 2020

Filing Date:

February 27, 2020

Export Citation:

Click for automatic bibliography generation Help

Assignee:

HUAWEI TECH CO LTD (CN)

International Classes:

H04B1/708; H04J13/00

Domestic Patent References:

WO2001071927A2

2001-09-27

Foreign References:

US8694851B1	2014-04-08
US20020061053A1	2002-05-23
US20160329949A1	2016-11-10
US20170078048A1	2017-03-16

Other References: