Title:
PHASE TRACKING FOR CLOCK AND DATA RECOVERY
Document Type and Number:
WIPO Patent Application WO/2016/134524
Kind Code:
A1
Abstract:
Clock and data recovery (CDR) systems for aligning a local clock signal to an incoming data signal to extract correct timing information from the incoming data signal are provided. A phase detector receives the local clock signal and the incoming data signal and generates an output phase error signal to indicate whether the local clock signal is leading or lagging the incoming data signal. The phase detector includes a bang-bang phase detector and a phase difference controller. The output phase error signal is suitable for aligning the local clock signal to the incoming data signal.
More Like This:
| JPH11103402 | PHASE ADJUSTING SYSTEM |
| JP2880263 | [Title of Invention] Phase-locked signal generator |
| JP3202076 | SYNCHRONIZING PULSE GENERATING CIRCUIT |
Inventors:
LIN XIAOZHI (US)
SONG FEI (US)
WANG XIAOFENG (US)
SHEN ZHIYUAN (US)
TONG BAOLI (US)
SONG FEI (US)
WANG XIAOFENG (US)
SHEN ZHIYUAN (US)
TONG BAOLI (US)
Application Number:
PCT/CN2015/073353
Publication Date:
September 01, 2016
Filing Date:
February 27, 2015
Export Citation:
Assignee:
LATTICE SEMICONDUCTOR CORP (US)
International Classes:
H03L7/00
Foreign References:
| US20110249519A1 | 2011-10-13 | |||
| CN203233394U | 2013-10-09 | |||
| US20090323853A1 | 2009-12-31 |
Attorney, Agent or Firm:
SHANGHAI PATENT & TRADEMARK LAW OFFICE, LLC (CN)
Download PDF: