Title:
REDUCING THE NUMBER OF CARRY-LOOK-AHEAD ADDER STAGES IN HIGH-SPEED ARITHMETIC UNITS, STRUCTURE AND METHOD
Document Type and Number:
WIPO Patent Application WO1995005633
Kind Code:
A3
Abstract:
A carry-look-ahead adder for adding an addend and an augend and generating a final sum. The addend, augend, and final sum are binary numbers, each having a plurality of bits. Bits of the same order in the addend and the augend are organized into columns. The adder has at least one data reduction stage, each data reduction stage having at least one multi-column full adder. The data reduction stages use the columns of addend and augend bits to generate a reduced addend and a reduced augend, with the reduced augend having fewer bits than the augend. A generate/propagate calculation stage then uses the reduced addend and the reduced augend for calculating generate and propagate data, the generate/propagate calculation stage having been modified to account for the reduction of the addend and augend. A carry-generate stage then uses the generate and propagate data to generate at least one final carry. Finally, a final sum calculation stage uses the reduced addend, the reduced augend, and the final carries for calculating the final sum. The data reduction stages reduce the inputs to the generate/propagate calculation stage thereby reducing the number of inputs to the carry-generate circuit. With fewer inputs, the number of stages in the carry-generate circuit can be reduced, thus resulting in a faster implementation of the carry-look-ahead adder.
Inventors:
RARICK LEONARD DENNIS
Application Number:
PCT/US1994/008601
Publication Date:
March 23, 1995
Filing Date:
August 01, 1994
Export Citation:
Assignee:
HYUNDAI ELECTRONICS AMERICA (US)
International Classes:
G06F7/483; G06F7/50; G06F7/508; G06F7/52; (IPC1-7): G06F7/50
Foreign References:
| US4660165A | 1987-04-21 | |||
| US4623981A | 1986-11-18 | |||
| US4764886A | 1988-08-16 | |||
| US4949297A | 1990-08-14 | |||
| US5278783A | 1994-01-11 |
Download PDF: