Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SEMICONDUCTOR MEMORY DEVICE AND METHOD
Document Type and Number:
WIPO Patent Application WO/2023/120106
Kind Code:
A1
Abstract:
A semiconductor memory device (100) comprises: a normal cell array (11a) that includes a plurality of normal cells (11) each of which is constituted by a nonvolatile memory cell; and a plurality of dummy cells (12) which are disposed in at least a partial region of an outer peripheral region of the normal cell array (11a), and each of which is constituted by a nonvolatile memory cell. Information pertaining to the semiconductor memory device (100) is written in at least some of the dummy cells (12) among the plurality of dummy cells (12).

Inventors:
SHIMADA GAKU (JP)
TAMURA ATSUSHI (JP)
Application Number:
PCT/JP2022/044504
Publication Date:
June 29, 2023
Filing Date:
December 02, 2022
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
SONY SEMICONDUCTOR SOLUTIONS CORP (JP)
International Classes:
G11C29/00; G11C11/16
Foreign References:
JP2012069175A2012-04-05
JP2008181633A2008-08-07
Attorney, Agent or Firm:
SAKAI INTERNATIONAL PATENT OFFICE (JP)
Download PDF:



 
Previous Patent: WIRING MEMBER

Next Patent: FOCUS ADJUSTMENT METHOD