Title:
TRACKING CHARGE LOSS IN MEMORY SUB-SYSTEMS
Document Type and Number:
WIPO Patent Application WO/2022/126595
Kind Code:
A1
Abstract:
Disclosed is a system that comprises a memory device and a processing device, operatively coupled with the memory device, to perform operations that include, identifying a block family comprising a plurality of blocks of the memory device. The operations performed by the processing device further include associating the block family with a threshold voltage offset. The operations performed by the processing device further include computing an adjustment value of the threshold voltage offset, wherein the adjustment value reflects a time period that has elapsed since a triggering event and a temperature of a memory component carrying one or more blocks of the plurality of blocks.
Inventors:
SHEN GUANG (CN)
Application Number:
PCT/CN2020/137603
Publication Date:
June 23, 2022
Filing Date:
December 18, 2020
Export Citation:
Assignee:
MICRON TECHNOLOGY INC (US)
International Classes:
G11C16/34; G11C7/04
Foreign References:
| US20170271031A1 | 2017-09-21 | |||
| US20150339057A1 | 2015-11-26 | |||
| US20140286102A1 | 2014-09-25 | |||
| US20140334228A1 | 2014-11-13 |
Attorney, Agent or Firm:
LEE AND LI-LEAVEN IPR AGENCY LTD. (CN)
Download PDF:
Previous Patent: FRACTAL SCAFFOLD CONSTRUCTION METHOD FOR BONE TISSUE ENGINEERING
Next Patent: CAPACITIVE-SENSING ROTARY ENCODER
Next Patent: CAPACITIVE-SENSING ROTARY ENCODER