Title:
DELTA / SIGMA MODULATOR
Document Type and Number:
Japanese Patent JP3895325
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To provide the delta / sigma modulator which minimizes an effect of a noise by reducing a quantization noise.
SOLUTION: The delta / sigma modulator comprises a 1-bit quantizer, a N-bit quantizer and an error correction circuit. The quantization noise which is produced when an analog input signal is converted into a digital output signal, is reduced by correcting the error by using a digital output signal of the 1-bit quantizer and a digital output signal of the N-bit quantizer.
Inventors:
Lee Dragon He
Application Number:
JP2003435973A
Publication Date:
March 22, 2007
Filing Date:
December 26, 2003
Export Citation:
Assignee:
Samsung Electronics Co.,Ltd.
International Classes:
H03M3/02; H03M3/00; H04B14/04; (IPC1-7): H03M3/02
Domestic Patent References:
JP64086621A | ||||
JP7033035U | ||||
JP2001345704A | ||||
JP6044247U | ||||
JP6066139U | ||||
JP6120836A | ||||
JP11308110A | ||||
JP2001094429A |
Attorney, Agent or Firm:
Makoto Hagiwara
Previous Patent: INFLATOR FOR VEHICLE OCCUPANT PROTECTION AUXILIARY DEVICE
Next Patent: 酸化剤の分圧の制御による熱酸化プロセス制御
Next Patent: 酸化剤の分圧の制御による熱酸化プロセス制御