Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
低電力無線周波数分周器
Document Type and Number:
Japanese Patent JP2012501110
Kind Code:
A
Abstract:
In accordance with the present disclosure, a multi-modulus divider (MMD) circuit configured for operation at high frequencies may include a cascade of multiple divide-by-2-or-3 cells that divides an input clock signal to produce a pulse signal. The MMD circuit may also include a pulse stretching circuit that extends the duration of the pulse signal, thereby outputting an output clock signal. The cascade of divide-by-2-or-3 cells and the pulse stretching circuit may be implemented using full-swing complementary metal-oxide-semiconductor (CMOS) circuits. Each divide-by-2-or-3 cell may be organized so that a critical path of the divide-by-2-or-3 cell comprises a first dynamic flip flop, a second dynamic flip flop, and no more than two logic stages between the first dynamic flip flop and the second dynamic flip flop.

Inventors:
Ellersick, William Frederick
Application Number:
JP2011524050A
Publication Date:
January 12, 2012
Filing Date:
August 21, 2009
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
QUALCOMM INCORPORATED
International Classes:
H03K23/66; H03L7/08
Other References:
JPN6012034453; Sleiman, S.B.; Atallah, J.G.; Rodriguez, S.; Rusu, A.; Ismail, M.: 'Wide-division-range high-speed fully programmable frequency divider' Circuits and Systems and TAISA Conference, 2008. NEWCAS-TAISA 2008. 2008 Joint 6th International IEE , 2008, Pages 17-20
Attorney, Agent or Firm:
Kurata Masatoshi
Takakura Shigeo
Satoshi Kono
Makoto Nakamura
Yoshihiro Fukuhara
Takashi Mine
Toshio Shirane
Sadao Muramatsu
Nobuhisa Nogawa
Kocho Chojiro
Naoki Kono
Katsu Sunagawa
Morisezo Iseki
Tatsushi Sato
Takashi Okada
Mihoko Horiuchi
Takenori Masanori