To enable a node of a computer network to efficiently access a decentralized and shared memory in the network by disabling a home node to process other memory access requests regarding a memory block in a pending state.
A pending flag structure 410 is coupled with a network interface 406. The pending flag structure 410 stores a flag indicating that a memory block 408 is currently accessed by a network node and whether or not reading or writing by another node should be disabled. Once the pending flag is set, access from other network nodes to the relative memory block 408 is inhibited. When the pending flag is reset, the memory block 408 becomes usable in the case of the processing of a next transaction requesting the relative memory block 408.
JP3531208 | DIGITAL SIGNAL PROCESSOR |
HILL MARK DONALD
Next Patent: SHARED MEMORY CONFLICT EVASION SYSTEM