Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
マルチコアプロセッサシステム、およびスケジューリング方法
Document Type and Number:
Japanese Patent JP5725040
Kind Code:
B2
Abstract:
A multi-core processor system includes plural processors; and a scheduler that assigns applications to the processors. The scheduler upon receiving a startup request for a given application and based on start times of the applications executed by the processors, selects a processor that is to execute the given application.

More Like This:
JP5673210Virtual computer system, memory management method and memory management program of virtual computer system
WO/2020/187843DEVICE AND METHOD FOR REMOTE PROGRAMMING
WO/2022/267664MEMORY COLD PAGE PROCESSING METHOD AND ELECTRONIC DEVICE
Inventors:
Yasushi Kurihara
Koichiro Yamashita
Takahisa Suzuki
Hiromasa Yamauchi
Toshiya Otomo
Otachi Naoki
Application Number:
JP2012552582A
Publication Date:
May 27, 2015
Filing Date:
January 13, 2011
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
富士通株式会社
International Classes:
G06F9/50
Domestic Patent References:
JP2008140120A2008-06-19
Foreign References:
CH283612A1952-06-15
FR1392029A1965-03-12
FR2166276A11973-08-17
GB533718A1941-02-19
US2151733A1939-03-28
Attorney, Agent or Firm:
Akinori Sakai



 
Previous Patent: 冷却ユニット，電子機器及び案内部材

Next Patent: MICROINSTRUCTION CONTROLLING SYSTEM