Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
ADDRESS/DATA MULTIPLEX-CONTROLLABLE ROM INTERNAL CIRCUIT
Document Type and Number:
Japanese Patent JPH07182270
Kind Code:
A
Abstract:

PURPOSE: To provide a ROM internal circuit capable of easily increasing the number of terminals to be used for outputting data from a ROM without increasing the number of terminals in a conventional ROM package in respect to data width longer than the bit width of a data bus for a ROM.

CONSTITUTION: The ROM internal circuit constituted of an address input terminal means 101, decoder means 102, 103, a memory cell array 104, an output buffer means 106, and a data output terminal means 107 has an address latch means 115 for latching an inputted address and transmitting the latched address to the means 102, 103, an address/data multiplex bus bidirectonal buffer means 114 for transmitting an address from the means 101 to the means 115 at the time of inputting the address and transmitting a prescribed bit in data to the means 101 at the time of outputting the data and a bus for connecting the means 106 to the means 114.


Inventors:
BABA YUJI
Application Number:
JP32485393A
Publication Date:
July 21, 1995
Filing Date:
December 22, 1993
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NEC CORP
International Classes:
G06F13/16; G11C17/00; (IPC1-7): G06F13/16; G11C17/00
Domestic Patent References:
JPS6444588A1989-02-16
JPS5915687A1984-01-26
Attorney, Agent or Firm:
Wakabayashi Tadashi