Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SEMICONDUCTOR INTEGRATED CIRCUIT
Document Type and Number:
Japanese Patent JP2524074
Kind Code:
B2
Abstract:

PURPOSE: To obtain a semiconductor integrated circuit having an internal voltage generating means, which feeds a more stable internal voltage, by a method wherein the generating means is formed into a structure, wherein the generating means comprises a plurality of circuits, whose outputs are connected in common with each other, the outputs of the plurality of the circuits are connected in common with the operating voltage feeding terminal of an internal circuit and the plurality of the circuits are parallel-actuated.
CONSTITUTION: An internal circuit comprising a MOS transistor and an internal voltage generating means, which is subjected to application of an external supply voltage VCC and generates an internal voltage VL having an absolute value smaller than that of the voltage VCC, are provided on a chip. The internal voltage generating means is formed into a structure, wherein the generating means comprises a plurality of circuits BL1 to BLk, whose outputs are connected in common with each other, outputs of the plurality of the circuits BL1 to BLk are connected in common with one operating voltage feeding terminal of the internal circuit and the plurality of the circuits BL1 to BLk are parallel-actuated. For example, a plurality of circuits BL1 to BLk are formed in such a way that the circuits BL1 to BLk are respectively designed so as to start an operation at the respective different values of an external supply voltage VCC.


Inventors:
HORI RYOICHI
ITO KYOO
TANAKA HITOSHI
Application Number:
JP8969093A
Publication Date:
August 14, 1996
Filing Date:
April 16, 1993
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
HITACHI SEISAKUSHO KK
HITACHI MAIKON SHISUTEMU KK
International Classes:
H01L27/06; G05F3/24; G11C11/407; H01L21/8249; H02J1/00; H03K19/00; (IPC1-7): H01L21/8249; G05F3/24; H01L27/06; H03K19/00
Domestic Patent References:
JP57172761A
JP5039030A
Attorney, Agent or Firm:
Ogawa Katsuo



 
Previous Patent: クラッチの試験装置

Next Patent: MAILING SYSTEM