Title:
PHASE CONTROLLED SOLID STATE RELAY
Document Type and Number:
Japanese Patent JP3295898
Kind Code:
B2
Abstract:
PURPOSE: To eliminate the transformer while providing two external terminals, respectively, for input and output by connecting a Zener diode and a reference resistor in series with the input terminal in order to provide a power supply for a trigger pulse generating circuit and a control command voltage, whereas connecting a main thyristor and a zero voltage detecting circuit in parallel with the output terminal.
CONSTITUTION: A Zener diode ZD and a reference resistor R0 are connected in series with input terminals 1, 1' wherein the Zener voltage provides an operating power supply for a trigger pulse generating circuit comprising a charging circuit CR and a comparator CMP1 and the voltage V0 across the reference resistor R0 is fed to a comparator CMP2 as a control command voltage V0' for determining the phase angle depending on a control current signal Ii. A main thyristor TAC and a zero voltage detecting circuit ZV are connected in parallel with the output terminals 2, 2' and an external load L is connected in series with an AC power supply AC. A zero voltage signal and a trigger pulse are transmitted, respectively, through photocouplers PC1, PC2.
Inventors:
Seiko Inaoka
Application Number:
JP3342094A
Publication Date:
June 24, 2002
Filing Date:
March 03, 1994
Export Citation:
Assignee:
Forest Co., Ltd.
International Classes:
H02M1/08; (IPC1-7): H02M1/08
Domestic Patent References:
| JP62293961A | ||||
| JP5849080A | ||||
| JP6032563A | ||||
| JP6377372A |
Previous Patent: METHOD AND DEVICE FOR PRODUCING DIAMOND FILM
Next Patent: ETCHING METHOD FOR SEMICONDUCTOR SUBSTRATE AND SEMICONDUCTOR DEVICE
Next Patent: ETCHING METHOD FOR SEMICONDUCTOR SUBSTRATE AND SEMICONDUCTOR DEVICE