Title:
PROCESSOR FOR SIMULTANEOUSLY EXECUTING PLURALITY OF OPERATIONS, STACK IN THE SAME AND STACK CONTROL METHOD
Document Type and Number:
Japanese Patent JP3714992
Kind Code:
B2
Abstract:
PURPOSE: To provide a stack and a stack operation method for easily and speedily restoring a stack state.
CONSTITUTION: In a processor for executing plurality of instructions with one cycle, predicting the result of a branching condition and inferentially executing the instruction based on branch prediction, method/device for operating the data stack uses a remapping array 674 for supporting stack exchange ability. The remapping array is used for correlating the stack pointer 672 with a data element 700 in the stack. A look ahead stack pointer 502 and a remapping array 504 are updated so that the operation state of the processor is preserved while the inferential instruction is executed.
Inventors:
Michael Dee Goddard
Scott A White
Scott A White
Application Number:
JP13401295A
Publication Date:
November 09, 2005
Filing Date:
May 31, 1995
Export Citation:
Assignee:
ADVANCED MICRO DEVICES INCORPORATED
International Classes:
G06F7/78; G06F9/30; G06F9/315; G06F9/38; (IPC1-7): G06F9/38
Domestic Patent References:
| JP628185A |
Attorney, Agent or Firm:
Kuro Fukami
Toshio Morita
Hidehiko Ito
Yutaka Horii
Toshio Morita
Hidehiko Ito
Yutaka Horii
Previous Patent: SEAL MATERIAL WINDING APPARATUS OF HONEYCOMB CATALYST
Next Patent: SEMICONDUCTOR DEVICE AND METHOD AND DEVICE FOR MANUFACTURE THEREOF
Next Patent: SEMICONDUCTOR DEVICE AND METHOD AND DEVICE FOR MANUFACTURE THEREOF