Title:
PROGRAMMABLE VARIABLE MEMORY LENGTH DEVICE
Document Type and Number:
Japanese Patent JPH0659970
Kind Code:
A
Abstract:
PURPOSE: To provide a variable memory length device whose mounting area is relieved.
CONSTITUTION: This programmable variable memory length device is constituted of n×m memory cells 1a to 1n to ma to mn forming a matrix so as to optionally connect/disconnect respective passes in n columns × m lines by dividing a memory device into n×m parts and arraying the divided parts in n columns ×m rows, an address forming part 20 for forming a prescribed address by an address for addition control and an address corresponding to the n-th array memory cell and plural adders 22a to 22n to 2ma to 2mn for forming addresses corresponding to the variable memory lengths of n×m memory cells.
More Like This:
JPS59180899 | DECIDING METHOD OF WRONG INSERTION OF P-ROM |
JP2003131940 | MEMORY CONTROL APPARATUS |
JP3694084 | PORTABLE TERMINAL |
Inventors:
OKU TATSUYA
Application Number:
JP21259692A
Publication Date:
March 04, 1994
Filing Date:
August 10, 1992
Export Citation:
Assignee:
FUJITSU LTD
International Classes:
G06F12/06; (IPC1-7): G06F12/06
Attorney, Agent or Firm:
Teiichi
Next Patent: MEMORY READER