Title:
SEMICONDUCTOR DEVICE, AND CMOS
Document Type and Number:
Japanese Patent JP2009026972
Kind Code:
A
Abstract:
To provide a semiconductor device that can improve mobility of carriers in a channel region and operate faster.
A gate structure G1 is formed on a semiconductor substrate 2 of a first conductivity type. Electrode regions 5 of a second conductivity type are formed within surfaces of the semiconductor substrate 2 on both sides of the gate structure G1. Low-specific-inductive-capacity layers 6 are formed right below the electrode regions 5. The low-specific-inductive-capacity layers 6 have less specific inductive capacity than the electrode regions 5 have or less specific inductive capacity than the semiconductor substrate 2 has.
Inventors:
AIHARA KAZUHIRO
Application Number:
JP2007188971A
Publication Date:
February 05, 2009
Filing Date:
July 20, 2007
Export Citation:
Assignee:
RENESAS TECH CORP
International Classes:
H01L29/78; H01L21/8238; H01L27/092
Domestic Patent References:
JP2007088158A | 2007-04-05 | |||
JP2004319988A | 2004-11-11 | |||
JP2007088158A | 2007-04-05 |
Foreign References:
WO2006011939A2 | 2006-02-02 | |||
WO2006011939A2 | 2006-02-02 |
Attorney, Agent or Firm:
Yoshitake Hidetoshi
Takahiro Arita
Takahiro Arita
Previous Patent: ENERGY ACCUMULATION DEVICE, AND ON-LOAD TAP CHANGING DEVICE
Next Patent: METHOD FOR INSPECTING MOUNTING STATE OF COMPONENT
Next Patent: METHOD FOR INSPECTING MOUNTING STATE OF COMPONENT