To provide a start-up circuit capable of minimizing the change of a trip point taking part in power-on time.
A semiconductor memory device is provided with: an internal power supply voltage generating circuit (6) generating internal power supply voltage (VCCP) by converting external power supply voltage (VCC); a bias voltage supply circuit (8) generating bias voltage (VBIAS) clamped at the prescribed level by applying the external power supply voltage; and a start-up circuit (10) having an initializing means (26) for generating start-up signals (VCCH) using a differential amplifier circuit for turning the internal power supply voltage to one of a voltage source and differential input and the bias voltage to the other of the differential input, and for initializing the output terminal of the differential amplifier circuit, while being operation-controlled by the bias voltage.
JPH0973770 | WRITE PULSE GENERATING CIRCUIT |
JP4843216 | Memory controller |
JP2601951 | [Title of Invention] Semiconductor integrated circuit |
JP2000031807A | 2000-01-28 | |||
JPH0522100A | 1993-01-29 | |||
JPH0933576A | 1997-02-07 | |||
JPH0935484A | 1997-02-07 | |||
JPH1117509A | 1999-01-22 |
Shiro Takayanagi
Yasuhiro Otsuka
Shuji Kimura
Next Patent: SOLAR BATTERY LIGHTING SYSTEM