PURPOSE: To suppress increase of the current consumption of a power supply without deteriorating the overall system performance.
CONSTITUTION: A variable clock generation device supplies the clocks to the units 31 and 32 which operate by a high speed clock CLK0 or a low speed clock CLK1. Then the generation circuit is provided with a signal switch circuit (dividing action decision circuit) 10 which produces a switch signal Act to switch the clock frequency when a prescribed order (processing start/end) is received, and a variable clock supply circuit 20 which supplies the clock CLK0 to the unit 31 and also the clock CLK1 to the unit 32 respectively in a 1st operating environment (highest priority circuit operation) that is decided by the contents of the instruction and the signal Act and then supplies the clocks CLKO to both circuits 31 and 32 in a 2nd operating environment (highest priority circuit non-operation) that is decided by the contents of the instruction and the signal Act.
Next Patent: SEMICONDUCTOR INTEGRATED CIRCUIT WITH DELAY ADJUSTMENT MEANS AND ITS DELAY ADJUSTMENT SYSTEM