Title:
DATA PROCESSING DEVICE
Document Type and Number:
WIPO Patent Application WO/2005/038644
Kind Code:
A1
Abstract:
There is provided a data processing device which can be reconfigured. The device includes a plenty of A cells (100) performing ALU processing and B cells (150) performing bit processing. Each of the cells has an n-bit I/O port and connects each cell with the network of the n-bit bus. Furthermore, in the B cells (150), if the output bit count is smaller than n, a bit at a stage not relating to output is fixed to “0” or “1”. Thus, when performing data processing by using combination of the ALU processing unit as a bus and the bit processing unit, it is possible to effectively execute each of the ALU processing and the bit processing, thereby realizing a high-speed/parallel processing.
More Like This:
| JPS6481055 | BANK SWITCHING CIRCUIT FOR MICROCOMPUTER |
| JP2001084160 | MICROCOMPUTER AND ITS INSPECTING METHOD |
| JP2000259558 | SEMICONDUCTOR INTEGRATED CIRCUIT AND BUS CONTROL METHOD |
Inventors:
MOTOZUKA HIROYUKI
YAMANAKA RYUTARO
YAMANAKA RYUTARO
Application Number:
PCT/JP2004/014754
Publication Date:
April 28, 2005
Filing Date:
October 06, 2004
Export Citation:
Assignee:
MATSUSHITA ELECTRIC IND CO LTD (JP)
MOTOZUKA HIROYUKI
YAMANAKA RYUTARO
MOTOZUKA HIROYUKI
YAMANAKA RYUTARO
International Classes:
G06F15/78; G06F7/00; G06F15/80; (IPC1-7): G06F7/00
Domestic Patent References:
| WO2002095946A1 | 2002-11-28 |
Foreign References:
| JPH09292990A | 1997-11-11 | |||
| JPH07273638A | 1995-10-20 |
Other References:
See also references of EP 1674986A4
Attorney, Agent or Firm:
Washida, Kimihito (Shintoshicenter Bldg. 24-1, Tsurumak, Tama-shi Tokyo, JP)
Download PDF: