ESD BEHAVIOR-LEVEL MODEL CIRCUIT OF HYSTERESIS DEVICE

Title:

ESD BEHAVIOR-LEVEL MODEL CIRCUIT OF HYSTERESIS DEVICE

Document Type and Number:

WIPO Patent Application WO/2021/128909

Kind Code:

A1

Abstract:

Provided is an electrostatic discharge (ESD) behavior-level model circuit of hysteresis device; in said circuit, a self-heating capacitor (Cs) and a self-heating resistor (Rs) are connected in parallel, then connected with a current-controlled current source (CCCS) in series; the voltage generated by a voltage-controlled voltage source (VCVS) is controlled by the voltage of the self-heating capacitor (Cs); the voltage-controlled voltage source (VCVS), a first resistance (R1), a second voltage-controlled switch (S2), a a first voltage source (Vhold) are connected in series to form a bleeder circuit, and the voltage of the bleeder circuit is the control voltage of a first voltage-controlled switch (S1); the first voltage source (Vhold) is used for representing the voltage of a hysteresis device; the current generated by the current-controlled current source (CCCS) is controlled by the current of the bleeder circuit; the first voltage-controlled switch (S1) is connected in series with a holding circuit and then connected in parallel with the bleeder circuit; the second voltage-controlled switch (S2) is connected in series with the first voltage source (Vhold) and then connected in parallel with a leakage resistance (RL); the voltage of the holding circuit is the control voltage of the second voltage-controlled switch (S2). The described circuit achieves the construction of a behavior-level model including ESD characteristics, and can simplify a circuit structure, facilitating the writing of ESD parameters.

More Like This:

WO/2023/233125	DETERMINING COMPACT MODEL PARAMETERS FOR MODELLING CMOS DEVICES AT CRYOGENIC TEMPERATURES
WO/2020/230130	DETERMINATION OF UNKNOWN BIAS AND DEVICE PARAMETERS OF INTEGRATED CIRCUITS BY MEASUREMENT AND SIMULATION
WO/2022/137670	DESIGN ASSIST DEVICE AND DESIGN ASSIST PROGRAM

Inventors:

WANG YUAN (CN)
WANG YIZE (CN)

Application Number:

PCT/CN2020/111571

Publication Date:

July 01, 2021

Filing Date:

August 27, 2020

Export Citation:

Click for automatic bibliography generation Help

Assignee:

UNIV BEIJING (CN)

International Classes:

G06F30/367

Foreign References:

CN111046621A	2020-04-21
CN110361613A	2019-10-22
CN110350768A	2019-10-18
CN109752612A	2019-05-14
CN105676039A	2016-06-15
US20040027742A1	2004-02-12

Attorney, Agent or Firm:

CN-KNOWHOW INTELLECTUAL PROPERTY AGENT LIMITED (CN)

Download PDF:

View/Download PDF PDF Help

Previous Patent: METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE AND ELECTRONIC DEVICE

Next Patent: CIRCUIT GENERATING BIMODAL WAVEFORMS THAT COMPLY WITH IEC 61000-4-2 STANDARD