Title:
NAF MEMORY DEVICE IN WHICH NAND FLASH MEMORY AND FLIP-FLOP ARE COUPLED TOGETHER, AND OPERATING METHOD THEREOF
Document Type and Number:
WIPO Patent Application WO/2024/034734
Kind Code:
A1
Abstract:
The present invention relates to a NAF memory device in which a NAND flash memory and a flip-flop are coupled together, and an operating method thereof, wherein, by configuring a NAF memory in which a flip-flop is fused to a NAND memory string, data of a register including the flip-flop may be directly called to a non-volatile memory and inversely, data stored in the non-volatile memory may be directly called to the register, through a transfer unit without having to pass through a separate input/output processor and a data bus, unlike an existing von Neumann architecture, and thus not only an existing bottleneck phenomenon may be resolved, but also a transmission efficiency of data may be increased.
More Like This:
| WO/2023/172755 | DATA BURST SUSPEND MODE USING MULTI-LEVEL SIGNALING |
| JP7078663 | Semiconductor storage device |
| JP2005518630 | Non-volatile memory test structure and method |
Inventors:
KIM YOON (KR)
LEE WON JOO (KR)
AHN JI HOON (KR)
KOO MIN SUK (KR)
LEE WON JOO (KR)
AHN JI HOON (KR)
KOO MIN SUK (KR)
Application Number:
PCT/KR2022/017003
Publication Date:
February 15, 2024
Filing Date:
November 02, 2022
Export Citation:
Assignee:
UNIV SEOUL IND COOP FOUND (KR)
INCHEON NATIONAL UNIV RESEARCH BUSINESS FOUNDATION (KR)
INCHEON NATIONAL UNIV RESEARCH BUSINESS FOUNDATION (KR)
International Classes:
G11C16/04; G11C19/28; H03K3/037
Foreign References:
| US20120155179A1 | 2012-06-21 | |||
| US20140063963A1 | 2014-03-06 | |||
| KR20120112125A | 2012-10-11 | |||
| KR20120025479A | 2012-03-15 | |||
| KR20180093648A | 2018-08-22 |
Attorney, Agent or Firm:
KWON, O Jun (KR)
Download PDF: