Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SEMICONDUCTOR DEVICE MANUFACTURING METHOD AND SEMICONDUCTOR DEVICE
Document Type and Number:
WIPO Patent Application WO/2007/023947
Kind Code:
A1
Abstract:
A desired integrated circuit is obtained by bonding a plurality of semiconductor substrates and electrically connecting integrated circuits formed respectively on semiconductor chips of the semiconductor substrates. A penetrating electrode penetrating between the main plane and the rear plane of each of the semiconductor substrates and a penetrating separation section for separating the penetrating electrode are separately arranged. After forming an insulating trench section for forming the penetrating separation section on the semiconductor substrate, a MIS·FET can be formed, and then, a conductive trench section for forming the penetrating electrode can be formed. Thus, element characteristics of the semiconductor device having a three-dimensional structure can be improved.

Inventors:
MORIYA SATOSHI (JP)
SAITO TOSHIO (JP)
YOKOYAMA GOICHI (JP)
FUJIWARA TSUYOSHI (JP)
SATO HIDENORI (JP)
MIYAKAWA NOBUAKI (JP)
Application Number:
PCT/JP2006/316734
Publication Date:
March 01, 2007
Filing Date:
August 25, 2006
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
HITACHI LTD (JP)
HONDA MOTOR CO LTD (JP)
MORIYA SATOSHI (JP)
SAITO TOSHIO (JP)
YOKOYAMA GOICHI (JP)
FUJIWARA TSUYOSHI (JP)
SATO HIDENORI (JP)
MIYAKAWA NOBUAKI (JP)
International Classes:
H01L21/3205; H01L21/76; H01L23/52
Foreign References:
JPS6167932A1986-04-08
JP2004335836A2004-11-25
JPH03218049A1991-09-25
JPH0521592A1993-01-29
JPH03234041A1991-10-18
JP2005222994A2005-08-18
JP2005026582A2005-01-27
Attorney, Agent or Firm:
TSUTSUI, Yamato (6th Floor Kokusai Chusei Kaikan, 14, Gobanch, Chiyoda-ku Tokyo 76, JP)
Download PDF: