Title:
SEMICONDUCTOR DEVICE
Document Type and Number:
WIPO Patent Application WO/2013/027512
Kind Code:
A1
Abstract:
The present invention provides a configuration of a semiconductor device that includes a logical gate which achieves a small area, low-power operations and high-speed operations at the same time. This semiconductor device is configured of a logical gate that includes two or more thin film transistors, each of which has a gate electrode and a semiconductor layer disposed on a substrate with a gate insulating film therebetween, and has a source electrode and a drain electrode disposed by being connected to the semiconductor layer. At least in a first thin film transistor, the gate electrode thereof is in an electrically floating state, and the semiconductor layer has a first overlapping region sandwiched between the gate electrode and the source electrode in the direction perpendicular to the substrate surface, and a second overlapping region sandwiched between the gate electrode and the drain electrode in the direction perpendicular to the substrate surface. Furthermore, at least in a second thin film transistor, the gate electrode thereof is connected to an input terminal, and a channel layer thereof has a first overlapping region sandwiched between the gate electrode and the source electrode in the direction perpendicular to the substrate surface, and a second overlapping region sandwiched between the gate electrode and the drain electrode in the direction perpendicular to the substrate surface.
Inventors:
KAWAMURA TETSUFUMI (JP)
UCHIYAMA HIROYUKI (JP)
WAKANA HIRONORI (JP)
OZAKI HIROAKI (JP)
YAMAZOE TAKANORI (JP)
UCHIYAMA HIROYUKI (JP)
WAKANA HIRONORI (JP)
OZAKI HIROAKI (JP)
YAMAZOE TAKANORI (JP)
Application Number:
PCT/JP2012/068167
Publication Date:
February 28, 2013
Filing Date:
July 18, 2012
Export Citation:
Assignee:
HITACHI LTD (JP)
KAWAMURA TETSUFUMI (JP)
UCHIYAMA HIROYUKI (JP)
WAKANA HIRONORI (JP)
OZAKI HIROAKI (JP)
YAMAZOE TAKANORI (JP)
KAWAMURA TETSUFUMI (JP)
UCHIYAMA HIROYUKI (JP)
WAKANA HIRONORI (JP)
OZAKI HIROAKI (JP)
YAMAZOE TAKANORI (JP)
International Classes:
H01L29/786; H01L21/8234; H01L27/08; H01L27/088; H01L51/05
Foreign References:
| JP2010171394A | 2010-08-05 | |||
| JPH0494165A | 1992-03-26 | |||
| JP2011151381A | 2011-08-04 | |||
| JPS63301565A | 1988-12-08 |
Attorney, Agent or Firm:
HIRAKI Yusuke et al. (JP)
Yusuke Hiraki (JP)
Yusuke Hiraki (JP)
Download PDF:
Claims:
Previous Patent: HYBRID VEHICLE CONTROL APPARATUS
Next Patent: IMAGE PICKUP APPARATUS AND SHADING CORRECTION METHOD
Next Patent: IMAGE PICKUP APPARATUS AND SHADING CORRECTION METHOD