Title:
VARIABLE AMPLITUDE EQUALIZER
Document Type and Number:
WIPO Patent Application WO/2001/018959
Kind Code:
A1
Abstract:
A variable amplitude equalizer exhibiting a variable amplitude-frequency response suitable for high-frequency applications is provided to equalize the amplitude frequency shift of a transmission signal. The equalizer is characterized generally by having a hybrid circuit provided with two distribution ports and an isolation port for an input port and variable impedance means connected with the two distribution ports of the hybrid circuit. The hybrid circuit supplies signals through its isolation ports.
More Like This:
| JP2799922 | DIELECTRIC FILTER |
| JPH04372201 | CHARACTERISTIC ADJUSTMENT METHOD FOR STRIP LINE RESONATOR |
| JP2701746 | LAMINATED FILTER |
Inventors:
SUZUKI MASAYOSHI (JP)
Application Number:
PCT/JP1999/004779
Publication Date:
March 15, 2001
Filing Date:
September 02, 1999
Export Citation:
Assignee:
FUJITSU LTD (JP)
SUZUKI MASAYOSHI (JP)
SUZUKI MASAYOSHI (JP)
International Classes:
H01P1/203; (IPC1-7): H03H7/01; H01P1/00
Foreign References:
| US5235295A | 1993-08-10 | |||
| JPH04278701A | 1992-10-05 | |||
| JPS61195624U | 1986-12-05 | |||
| JPH06232607A | 1994-08-19 | |||
| US4988962A | 1991-01-29 | |||
| JPH06268401A | 1994-09-22 |
Attorney, Agent or Firm:
Hayashi, Tsunenori (Doi & Associates Toshou-Building No. 3
3-9-5 Shin-yokohama, Kohoku-ku Yokohama-shi Kanagawa, JP)
Download PDF:
Previous Patent: AMPLIFIER
Next Patent: FLIP-FLOP CIRCUIT, AND METHOD OF HOLDING AND SYNCHRONIZING DATA USING CLOCK SIGNAL
Next Patent: FLIP-FLOP CIRCUIT, AND METHOD OF HOLDING AND SYNCHRONIZING DATA USING CLOCK SIGNAL