Title:
非同期データ伝送及びソース・トラフィック制御システム
Document Type and Number:
Japanese Patent JP3516684
Kind Code:
B2
Abstract:
An asynchronous data transfer and source traffic control system includes a bus master and a plurality of bus users coupled to a bidirectional data bus. The bus master provides two clock signals to each bus user, a system clock and a frame clock. The frame clock designates the start of a frame. A frame format preferably includes fifteen or sixteen system clock cycles, the first of which is designated the request field and the last of which includes a grant field. One or more other cycles may be assigned control and/or routing information and the remainder of the cycles comprise a data field of fixed length. During the request field, any number of bus users may request access which is received by the bus master. During the grant field, the bus master grants access to a selected bus user for the entire data portion of the next frame. Which user is granted access to the next frame is determined according to an arbitration algorithm in the bus master which may be unknown to the bus users. The asynchronous data transfer and source traffic control system has particular application in accommodating the transfer of the contents of ATM cells used in BISDN systems.
More Like This:
Inventors:
アップ，ダニエル・シー
Application Number:
JP50989195A
Publication Date:
April 05, 2004
Filing Date:
September 20, 1994
Export Citation:
Assignee:
トランスウィッチ・コーポレーション
International Classes:
G06F13/362; H04L12/403; H04L12/56; H04Q11/04; (IPC1-7): H04L12/403; G06F13/362; H04L12/56
Attorney, Agent or Firm:
社本 一夫 （外５名）