Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
BDD LOGIC CIRCUIT
Document Type and Number:
Japanese Patent JPH1188150
Kind Code:
A
Abstract:

To correctly execute a logical processing even when an input signal is in one side of a complementary signal and to unnecessitate an inverter by permitting a first logic element to be conductive by means of first information within binary information and to be nonconductive by means of second information and permitting the second logic element to be conductive by second information and nonconductive by means of first information.

The two kinds of complementary elements with opposite logical operations are used. That is, the first element to be conductive by receiving one of binary information and to be nonconductive by receiving zero and the second element to be nonconductive by receiving one and to be conductive by receiving zero are provided. N-channel MOSFET 8 is made to correspond to a one branch and p-channel MOSFET 10 is made to correspond to a zero branch as against a BDD graph in order to execute a BDD (binary dicision graph) logic circuit. The input signals A and B without inversion are inputted to the gate of p-channel MOSFET 10 so that the logical processing is executed.


Inventors:
NAKADA SHUNJI
DOUSEKI TAKAKUNI
Application Number:
JP25619097A
Publication Date:
March 30, 1999
Filing Date:
September 05, 1997
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NIPPON TELEGRAPH & TELEPHONE
International Classes:
G06F7/501; G06F7/50; H03K19/0948; H03K19/20; H03K19/21; (IPC1-7): H03K19/0948; G06F7/50; H03K19/20; H03K19/21
Domestic Patent References:
JPS6236974A1987-02-17
JPS61107855A1986-05-26
Attorney, Agent or Firm:
Nagao Tsuneaki