To simplify a charge control circuit for an electric double-layer capacitor.
This charge control circuit is provided with switches SW1, SW2, SW3, SW4, SW12, SW21, SW22, SW31, SW32, and SW41 for individually detecting the voltage of electric double-layer capacitors C1, C2, C3, and C4 which are connected in series, and a voltage-monitoring circuit 2. A charge control part individually detects the voltage of the electric double-layer capacitors C1, C2, C3, and C4 one by one, by controlling the switches one by one during charging; and when the voltage of any one electric double-layer capacitor goes up to the prescribed voltage, it switches off the switch SW1 to stop charging. This prevents breakage by the capacitor drop of the electric double-layer capacitor, and the circuit scale is reduced, by omitting bypass circuits which wire conventionally connected to electric-double layers, thus this exhibits its effect on the reduction of the size an apparatus mounted with an electric double-layer capacitor.
MATSUOKA ATSUSHI
OKUBO SHINICHI
Next Patent: METHOD OF SYNCHRONIZING PHASES OF TRIANGULAR WAVE SIGNALS, AND ITS SYSTEM