Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
CONTROL SYSTEM FOR CASH MEMORY
Document Type and Number:
Japanese Patent JPS53125735
Kind Code:
A
Abstract:

PURPOSE: To prevent the processing speed of a system from being lowered, be enabling the access to cash memories even in the failure of directories, through the provision of the means indexing the detection directory for write-in for the processor having cash memories.


Inventors:
YANO HARUO
Application Number:
JP4050177A
Publication Date:
November 02, 1978
Filing Date:
April 08, 1977
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NIPPON ELECTRIC CO
International Classes:
G06F12/16; G06F11/00; G06F12/08; G11C8/00; G11C29/00; (IPC1-7): G06F9/20; G06F11/00; G11C8/00; G11C9/06; G11C29/00



 
Previous Patent: JPS53125734

Next Patent: SEMICONDUCTOR READ ONLY MEMORY DEVICE