Title:
データ変換の方法とシステム
Document Type and Number:
Japanese Patent JP4648904
Kind Code:
B2
Abstract:
Methods and systems for implementing high-performance data converters remove analog technology bottlenecks and provide higher converter resolution and higher speed using lower-performance converters and processing in the frequency domain. The method comprises transforming a time domain input signal into a frequency domain signal in a digital form, processing the frequency domain signal and the input signal using at least two lower-performance data converters in order to obtain at least two processed signals, and recombining the at least two processed signals to obtain a final output signal from the high-performance converter. The processing may include dividing the frequency domain into at least two frequency domain parts, one related to a low-resolution signal to noise ratio (SNR) and the other related to a high-resolution SNR, and using frequency information resulting from the division to obtain the at least two processed signals.
More Like This:
JPS6249722 | CIRCUIT SYSTEM FOR IMPROVING RESOLUTION OF AD CONVERTER |
JP2005252940 | ANALOG-TO-DIGITAL CONVERTER |
JP2010004373 | ANALOG/DIGITAL CONVERTER |
Inventors:
Bounin, heim
Application Number:
JP2006523748A
Publication Date:
March 09, 2011
Filing Date:
August 18, 2004
Export Citation:
Assignee:
Speed Arc Limitide.
International Classes:
H03M1/14; H03M1/06; G06F
Domestic Patent References:
JP2002076998A | ||||
JP2000207000A | ||||
JP7022946A | ||||
JP7326140A |
Foreign References:
US6195537 |
Attorney, Agent or Firm:
Hirofumi Mimata