Title:
DIVERSITY RECEIVER
Document Type and Number:
Japanese Patent JP3304035
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To configure a maximum ratio synthesis circuit or a selection synthesis circuit through the use of a maximum likelihood series estimate type equalizer by providing a signal to noise ratio estimate means corresponding to a branch and a weighting means corresponding to the branch to the receiver.
SOLUTION: A replica generator 77 of a metric generator 1 uses a transmission line response vector estimated from a reception signal by a transmission line estimate device 76 to generate an estimate value (replica) of the reception signal from an output signal of a series estimate device 73. A subtractor 70 and a square circuit 71 calculate a square of an error between the reception signal and the replica to calculate a squared error Euclid distance (noise power). The noise power and a transmission line response vector outputted from the estimate device 76 are given to an SNR estimate device 10. A multiplier 4 multiplies the noise power outputted from the square circuit 71 with the square of the signal to noise ratio of the reception signal outputted from the estimate device 10 to provide weighting to the noise power and to provide an output of the result. Thus, the transmission characteristic is improved.
Inventors:
Akira Tano
Yoichi Saito
Yoichi Saito
Application Number:
JP4193996A
Publication Date:
July 22, 2002
Filing Date:
February 28, 1996
Export Citation:
Assignee:
Nippon Telegraph and Telephone Corporation
International Classes:
H03H21/00; H03H17/02; H04B7/005; H04B7/08; (IPC1-7): H04B7/08
Domestic Patent References:
| JP3283827A | ||||
| JP661893A | ||||
| JP7231286A |
Attorney, Agent or Firm:
Furuya Fumio
Previous Patent: METHOD AND DEVICE FOR FILLING CORE SAND
Next Patent: CLOCK GENERATION CIRCUIT FOR DIGITAL VIDEO PROCESSOR
Next Patent: CLOCK GENERATION CIRCUIT FOR DIGITAL VIDEO PROCESSOR