Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
ELECTRIC CHARGE PACKET MEASUREMENT
Document Type and Number:
Japanese Patent JPS60145598
Kind Code:
A
Abstract:
Two unknown charge packets are stored in adjacent potential wells of equal depth in a charge coupled device. The charge packets are then merged by changing the potential on an intermediate merge electrode to remove a potential barrier between the two wells. The potential barrier is then re-established, and a current is induced through one of the electrodes which established the two wells of equal depth, and that current is integrated as a measure of the original absolute difference between the two packets. The potential wells 24, 26 are set-up by signals VR and VG and thereafter charges Q1 Q2 introduced while signal VM on merge electrode 16 maintains the wells isolated. The charges are then merged by varying the signal VM which is then restored to its former value to isolate the wells. Various transient currents occur resulting in transistor 28 or 30 conducting charge away from capacitor 38. The potential change at output 36 represents the charge difference.

Inventors:
YUUJIN SUCHIYUWAATO SHIYURITSU
SABUASU JIYOOJIOU CHIYANBAREEN
Application Number:
JP24257984A
Publication Date:
August 01, 1985
Filing Date:
November 19, 1984
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
IBM
International Classes:
G11C27/04; G01R29/24; G06G7/14; G06G7/25; H01L21/339; H01L29/76; H01L29/762; H01L29/768; H01L29/772; (IPC1-7): G11C27/04; H01L29/76
Domestic Patent References:
JPS57204976A1982-12-15
Attorney, Agent or Firm:
Jiro Yamamoto



 
Previous Patent: JPS60145597

Next Patent: TEST SYSTEM OF MEMORY IC