Title:
FERROELECTRIC MEMORY
Document Type and Number:
Japanese Patent JP3686512
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To eliminate a drive voltage for re-writing and reduce consumption power.
SOLUTION: Ferroelectric capacitors C1 and C2 are in different polarization states. Therefore, at a read time, a BL signal propagated through a bit line BL and a BL/ signal propagated through a bit line BL/ (/ represents inversion) are different in level. At a rewrite time, the BL signal is inverted by an inverter 18a and the BL/ signal is inverted by an inverter 18b. A first inverting signal from the inverter 18a is input to one end of the capacitor C1 and one end of the capacitor C2 via the bit line BL/. A second inverting signal from the inverter 18b is input to the other end of the capacitor C1 and the other end of the capacitor C2 via the bit line BL. Polarization states of the capacitors C1 and C2 are returned to the original ones.
Inventors:
Takaaki Fuchigami
Application Number:
JP34765197A
Publication Date:
August 24, 2005
Filing Date:
December 17, 1997
Export Citation:
Assignee:
ROHM Co., Ltd.
International Classes:
G11C14/00; G11C11/22; H01L21/8242; H01L21/8246; H01L27/10; H01L27/105; H01L27/108; (IPC1-7): G11C11/22; H01L21/8242; H01L27/10; H01L27/108
Domestic Patent References:
| JP10188575A | ||||
| JP7220482A |
Attorney, Agent or Firm:
Yoshito Yamada
Sakai Masatoshi
Sakai Masatoshi
Previous Patent: SHEET FOR CARD
Next Patent: MANUFACTURE OF COATED METAL PLATE HAVING APPEARANCE OF SMOOTH PROTRUSION AND RECESS
Next Patent: MANUFACTURE OF COATED METAL PLATE HAVING APPEARANCE OF SMOOTH PROTRUSION AND RECESS