Title:
IMAGE PROCESSING SYSTEM AND METHOD THEREFOR
Document Type and Number:
Japanese Patent JP3236053
Kind Code:
B2
Abstract:
PURPOSE: To increase the data processing speed with high quality of an image by outputting the raster image data included in the page describing language inputted through an input means after synthesizing the data with the image data evolved based on the page describing language.
CONSTITUTION: A host computer 400 converts the documents and the images produced with layout into the PDL(page describing language) codes. An image storing/synthesizing device 200 sends the PDL codes to 8 PDL interpreter part 600 through a PDL/raster image separating part 500 when no command is received for the raster image data. Meanwhile the device 200 analyzes the information on the raster image data based on the PDL codes and transfers the information and the raster images to a raster image storage part 700 when 8 command is received for the raster image data. The part 600 evolves the PDL images excluding the raster images. An image synthesizing part 800 synthesizes the images received from the part 600 with the raster image data received from the part 700 and outputs them.
Inventors:
Naoto Arakawa
Application Number:
JP1195392A
Publication Date:
December 04, 2001
Filing Date:
January 27, 1992
Export Citation:
Assignee:
Canon Inc
International Classes:
H04N1/387; G06T1/00; (IPC1-7): G06T1/00; H04N1/387
Domestic Patent References:
| JP1184580A | ||||
| JP6389017A |
Other References:
Ａｄｏｂｅ Ｓｙｓｔｅｍｓ Ｉｎｃｏｒｐｏｒａｔｅｄ「ＰｏｓｔＳｃｒｉｐｔ Ｌａｎｇｕａｇｅ Ｐｒｏｇｒａｍ Ｄｅｓｉｇｎ」Ａｄｄｉｓｏｎ−Ｗｅｓｌｅｙ Ｐｕｂｌｉｓｈｉｎｇ Ｃｏｍｐａｎｙ，Ｍａｙ １９８８，ｐ．１２３−１３６
Ａｄｏｂｅ Ｓｙｓｔｅｍｓ Ｉｎｃｏｒｐｏｒａｔｅｄ「ＰｏｓｔＳｃｒｉｐｔ Ｌａｎｇｕａｇｅ Ｒｅｆｅｒｅｎｃｅ Ｍａｎｕａｌ」Ａｄｄｉｓｏｎ−Ｗｅｓｌｅｙ Ｐｕｂｌｉｓｈｉｎｇ Ｃｏｍｐａｎｙ，Ａｐｒｉｌ １９８６，ｐ．７２−７８
Ａｄｏｂｅ Ｓｙｓｔｅｍｓ Ｉｎｃｏｒｐｏｒａｔｅｄ「ＰｏｓｔＳｃｒｉｐｔ Ｌａｎｇｕａｇｅ Ｒｅｆｅｒｅｎｃｅ Ｍａｎｕａｌ」Ａｄｄｉｓｏｎ−Ｗｅｓｌｅｙ Ｐｕｂｌｉｓｈｉｎｇ Ｃｏｍｐａｎｙ，Ａｐｒｉｌ １９８６，ｐ．７２−７８
Attorney, Agent or Firm:
Keizo Nishiyama (1 person outside)
Previous Patent: Hub with pluggable mobile power supply
Next Patent: TRANSISTOR STRUCTURE FOR ERASABLE PROGRAMMABLE SEMICONDUCTOR MEMORY DEVICE
Next Patent: TRANSISTOR STRUCTURE FOR ERASABLE PROGRAMMABLE SEMICONDUCTOR MEMORY DEVICE