INFORMATION PROCESSOR - MATSUSHITA ELECTRIC WORKS LTD

Title:

INFORMATION PROCESSOR

Document Type and Number:

Japanese Patent JP2002311827

Kind Code:

A

Abstract:

To provide an information processor which processes processing object data from data to be transferred via a network through the use of a storage means which is provided with storage capacity being smaller than a data amount in processing object data.

Processing object data stored in a main memory 21 is stored in a bank memory 4a at each kind of partial processing object data. A DES(data encryption standard) enciphering processing is repeated by an arithmetic engine 34a through the use of data read from the bank memory 4a and an initial value stored in a register 34a or an arithmetic result immediately before. Then the DES enciphering processing is performed by using the bank memory 4a which is provided with the storage capacity being smaller than the data amount of the processing object data.

Inventors:

KADOWAKI NOBUSATO
HYODO SATOSHI
KAMIYANAGI HIDEKI
MASUDA TATSUO
MIYAZAKI YASUKAZU
NAKATANI HIROSHIGE

Application Number:

JP2001119310A

Publication Date:

October 25, 2002

Filing Date:

April 18, 2001

Export Citation:

Click for automatic bibliography generation Help

Assignee:

MATSUSHITA ELECTRIC WORKS LTD

International Classes:

G06F12/14; G06F15/16; G06F21/60; G06F21/62; G06F21/72; G09C1/00; H04L9/32; H04N1/00; (IPC1-7): G09C1/00; G06F12/14; G06F15/16; H04L9/32; H04N1/00

Domestic Patent References:

JPH10143439A	1998-05-29
JPH117441A	1999-01-12

Foreign References:

US5761516A

1998-06-02

Other References:

河久保秀二, 松本博幸, 田中清人, 山中喜義: "マルチメディア通信に適用する暗号ＬＳＩの開発", テレビジョン学会技術報告, vol. 20, no. 41, CSNG199800146007, 16 July 1996 (1996-07-16), pages 37 - 42, ISSN: 0000901285
H. M. DEPPERMANN, J. GESSNER, S. KOSTERS, S. WALLSTAB: "SICURE - A Crypto Chip for Rapid Encipherment", EURO ASIC '91, JPN4007020265, 1991, pages 68 - 73, XP032156646, ISSN: 0000901286, DOI: 10.1109/EUASIC.1991.212891
笠井真理子，渡辺義則，中野喜之: "ＩＰｓｅｃ処理の高速化方式の検討", 情報処理学会研究報告２００１−ＣＳＥＣ−１２, vol. 2001, no. 15, CSNG200300635012, 21 February 2001 (2001-02-21), pages 67 - 72, ISSN: 0000901287
高田俊介，松本博幸，河久保秀二，山中喜義: "マルチモーダル暗号ＬＳＩの開発", ＮＴＴＲ＆Ｄ, vol. 第４７巻第２号, CSNH199800064004, 10 February 1998 (1998-02-10), pages 155 - 160, ISSN: 0000901288

Attorney, Agent or Firm:

Etsushi Kotani (2 outside)

Previous Patent: GUIDE SYSTEM

Next Patent: PROCESSOR WITH BIT SLICE CONDITION, ITS PROGRAM AND ITS STORAGE MEDIUM