Title:
積分回路
Document Type and Number:
Japanese Patent JP4142059
Kind Code:
B2
More Like This:
Inventors:
Murao Toshio
Hama Saki Toshihiko
Hama Saki Toshihiko
Application Number:
JP2006108672A
Publication Date:
August 27, 2008
Filing Date:
April 11, 2006
Export Citation:
Assignee:
Nippon Bar Brown Co., Ltd.
International Classes:
H03G11/00
Domestic Patent References:
JP8125462A | ||||
JP58120311A | ||||
JP7502872A | ||||
JP5347515A | ||||
JP58003613U |
Attorney, Agent or Firm:
Kazuo Shamoto
Shosuke Imai
Tadashi Masui
Tadahiko Kurita
Yasushi Kobayashi
Shosuke Imai
Tadashi Masui
Tadahiko Kurita
Yasushi Kobayashi
Previous Patent: 電気光学装置および電子機器
Next Patent: WIRING METHOD FOR SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
Next Patent: WIRING METHOD FOR SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE