Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
CMOS/ECL LEVEL CONVERSION CIRCUIT
Document Type and Number:
Japanese Patent JPH05315937
Kind Code:
A
Abstract:

PURPOSE: To attain rapid operation, to simplify constitution and to reduce a deviation in the duty ratio of an input and an output.

CONSTITUTION: The cathode side terminal of a serial connection between two diodes D1, D2, one terminal of a resistor R1 and one terminal of a resistor R2 are connected to the base of an npn type transistor(TR) Q1, the anode side terminal of the diodes D1, D2 serially connected to the collector of the TR Q1 and the other terminal of the resistor R2 are connected to a high potential side power supply line VCC and the emitter of the TR Q1 is connected to a low potential side power supply line VSS through a resistor or a constant current source A.


Inventors:
MATSUMOTO TOYOMITSU
YOKOTA NOBORU
Application Number:
JP11871192A
Publication Date:
November 26, 1993
Filing Date:
May 12, 1992
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
FUJITSU LTD
International Classes:
H03K19/0175; H03K19/018; (IPC1-7): H03K19/018; H03K19/0175
Attorney, Agent or Firm:
Matsumoto Shinkichi



 
Previous Patent: 表示装置

Next Patent: NOISE MARGIN INPUT CIRCUIT DEVICE