Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
LOOP DETECTING SYSTEM OF NCP
Document Type and Number:
Japanese Patent JPS59180758
Kind Code:
A
Abstract:

PURPOSE: To make sure loop detection possible, by setting the most suitable loop detecting level of each program level by means of the number of instruction executing steps.

CONSTITUTION: In a control memory 11 programs of each level Li of a line control program NCP are stored. An executing program is selected by a control section 16 and instructions are successively fetched by a register 13 and executed in accordance with a value set in an address register 12. An instruction running number counter 14 counts whenever an instruction is fetched at each level Li and displays the total step number R of executed instructions. In an instruction running number upper limit value table 18, the upper limit value Mi of allowable total instruction step numbers are previously registered at every level Li. A comparing section 19 reads out the upper limit value Mi in accordance with the level Li and compares the read out Mi with a total step number R and, when the R becomes R≥Mi, generates interruption and informs of the incidence of a fault by judging that a loop condition occurs.


Inventors:
KUSUMOTO AKIRA
Application Number:
JP5670183A
Publication Date:
October 13, 1984
Filing Date:
March 31, 1983
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
FUJITSU LTD
International Classes:
H04L69/40; G06F11/00; G06F11/30; G06F13/00; (IPC1-7): G06F3/04; G06F9/06; G06F11/30; H04L13/00
Attorney, Agent or Firm:
Fumihiro Hasegawa



 
Previous Patent: JPS59180757

Next Patent: SYSTEM FOR CONTROLLING HISTORY MEMORY